

Low Pin Count A/D Flash MCU

HT66F2040/HT66F2050

Revision: V1.10 Date: March 14, 2024

www.holtek.com



Table of Contents

| Features | 7 |
|--|--|
| CPU Features | |
| Peripheral Features | 7 |
| General Description | 8 |
| Selection Table | 8 |
| Block Diagram | 9 |
| Pin Assignment | 9 |
| Pin Descriptions | 12 |
| Absolute Maximum Ratings | 16 |
| D.C. Characteristics | |
| Operating Voltage Characteristics | |
| Standby Current Characteristics | 17 |
| Operating Current Characteristics | 17 |
| A.C. Characteristics | |
| Internal High Speed Oscillator – HIRC – Frequency Accuracy | 18 |
| Internal Low Speed Oscillator Characteristics – LIRC | 18 |
| Operating Frequency Characteristic Curves | |
| System Start Up Time Characteristics | 19 |
| Input/Output Characteristics | 19 |
| Memory Electrical Characteristics | |
| Memory Electrical Characteristics | |
| LVD/LVR Electrical Characteristics | |
| - | 21 |
| LVD/LVR Electrical Characteristics | 21 22 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics | 21 22 23 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics | 21 22 23 23 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics | 21 22 23 23 23 24 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics | 21 22 23 23 23 24 24 25 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics | 21 22 23 23 23 24 24 25 25 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture | 21 22 23 23 23 24 24 25 25 25 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. | 21 22 23 23 23 24 24 25 25 25 25 26 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter. | 21 22 23 23 24 24 25 25 25 25 25 26 27 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter. Stack | 21 22 23 23 24 24 25 25 25 25 26 27 27 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter. Stack Arithmetic and Logic Unit – ALU. Flash Program Memory Structure | 21 22 23 23 23 24 25 25 25 25 26 27 27 27 27 27 28 28 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter. Stack Arithmetic and Logic Unit – ALU | 21 22 23 23 24 24 25 25 25 25 26 27 27 27 27 27 28 28 28 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics. Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics. System Architecture Clocking and Pipelining. Program Counter. Stack Arithmetic and Logic Unit – ALU. Flash Program Memory. Structure Special Vectors Look-up Table. | 21 22 23 23 23 24 25 25 25 25 25 25 26 27 27 27 27 27 27 27 27 28 28 28 28 28 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter. Stack Arithmetic and Logic Unit – ALU Flash Program Memory. Structure Special Vectors Look-up Table. Table Program Example | 21 22 23 23 23 24 24 25 25 25 25 26 27 27 27 27 27 27 28 28 28 28 28 29 29 |
| LVD/LVR Electrical Characteristics A/D Converter Characteristics. Internal Reference Voltage Characteristics Comparator Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics. System Architecture Clocking and Pipelining. Program Counter. Stack Arithmetic and Logic Unit – ALU. Flash Program Memory. Structure Special Vectors Look-up Table. | 21 22 23 23 24 24 25 25 25 25 26 25 26 27 27 27 27 27 28 28 28 28 29 29 29 30 |



| On-Chip Debug Support – OCDS | |
|--|----|
| In Application Programming – IAP | |
| Data Memory | |
| Structure | |
| Data Memory Addressing | |
| General Purpose Data Memory | |
| Special Purpose Data Memory | |
| Special Function Register Description | 51 |
| Indirect Addressing Registers – IAR0, IAR1, IAR2 | |
| Memory Pointers – MP0, MP1H/MP1L, MP2H/MP2L | 51 |
| Accumulator – ACC | 52 |
| Program Counter Low Register – PCL | 53 |
| Look-up Table Registers – TBLP, TBHP, TBLH | 53 |
| Option Memory Mapping Register – ORMC | 53 |
| Status Register – STATUS | 54 |
| EEPROM Data Memory | 55 |
| EEPROM Data Memory Structure | 55 |
| EEPROM Registers | 55 |
| Read Operation from the EEPROM | |
| Page Erase Operation to the EEPROM | 58 |
| Write Operation to the EEPROM | |
| Write Protection | 60 |
| EEPROM Interrupt | 61 |
| Programming Considerations | 61 |
| Oscillators | 64 |
| Oscillator Overview | 64 |
| System Clock Configurations | 64 |
| Internal High Speed RC Oscillator – HIRC | 65 |
| Internal 32kHz Oscillator – LIRC | 65 |
| Operating Modes and System Clocks | 65 |
| System Clocks | 65 |
| System Operation Modes | 66 |
| Control Registers | 68 |
| Operating Mode Switching | 69 |
| Standby Current Considerations | 72 |
| Wake-up | 73 |
| Watchdog Timer | 74 |
| Watchdog Timer Clock Source | 74 |
| Watchdog Timer Control Register | 74 |
| Watchdog Timer Operation | 75 |
| Reset and Initialisation | 76 |
| Reset Functions | 76 |
| Reset Initial Conditions | 81 |



| Input/Output Ports | |
|--|-----|
| Pull-high Resistors | 85 |
| Port A Wake-up | |
| I/O Port Control Registers | |
| I/O Port Source Current Control | |
| Pin-shared Functions | |
| I/O Pin Structures | |
| Programming Considerations | |
| Timer Modules – TM | |
| Introduction | |
| TM Operation | |
| TM Clock Source | |
| TM Interrupts | |
| TM External Pins | |
| Programming Considerations | |
| Compact Type TM – CTM | 100 |
| Compact Type TM Operation | |
| Compact Type TM Register Description | |
| Compact Type TM Operating Modes | |
| Standard Type TM – STM | |
| Standard Type TM – STM | |
| Standard Type TM Register Description | |
| Standard Type TM Operation Modes | |
| | |
| Periodic Type TM – PTM Periodic Type TM Operation | |
| Periodic Type TM Register Description | |
| Periodic Type TM Operation Modes | |
| | |
| Analog to Digital Converter | |
| A/D Converter Overview | |
| Registers Descriptions | |
| A/D Converter Reference Voltage | |
| A/D Converter Input Signals | |
| A/D Conversion Operation | |
| Conversion Rate and Timing Diagram | |
| Summary of A/D Conversion Steps | |
| Programming Considerations | |
| A/D Transfer Function | |
| A/D Programming Examples | |
| Universal Serial Interface Module – USIM | |
| SPI Interface | |
| I ² C Interface | |
| UART Interface | |



| UART Interface | 178 |
|---|-----|
| UART External Pins | 179 |
| UART Single Wire Mode | |
| UART Data Transfer Scheme | |
| UART Status and Control Registers | |
| Baud Rate Generator | |
| UART Setup and Control | |
| UART Transmitter | |
| UART Receiver | |
| Managing Receiver Errors | |
| UART Interrupt Structure | |
| UART Power Down and Wake-up | |
| Comparators | |
| Comparator Operation | |
| Comparator Registers | |
| Comparator Interrupt | |
| Programming Considerations | |
| Low Voltage Detector – LVD | |
| LVD Register | |
| LVD Operation | |
| Interrupts | 199 |
| Interrupt Registers | |
| Interrupt Operation | |
| External Interrupts | |
| A/D Converter Interrupt | |
| Multi-function Interrupts | |
| TM Interrupts | |
| LVD Interrupt | |
| EEPROM Interrupt | |
| Comparator Interrupts | |
| Time Base Interrupts | |
| Universal Serial Interface Module Interrupt | |
| UART Interrupt | |
| Interrupt Wake-up Function | 210 |
| Programming Considerations | 210 |
| Application Circuits | |
| Instruction Set | |
| Introduction | |
| Instruction Timing | |
| Moving and Transferring Data | |
| Arithmetic Operations | |
| Logical and Rotate Operation | |
| Branches and Control Transfer | |



| Bit Operations | 213 |
|---|-----|
| Table Read Operations | 213 |
| Other Operations | 213 |
| Instruction Set Summary | |
| Table Conventions | |
| Extended Instruction Set | 216 |
| Instruction Definition | |
| Extended Instruction Definition | 227 |
| Package Information | |
| 8-pin SOP (150mil) Outline Dimensions | |
| 10-pin MSOP (118mil) Outline Dimensions | 236 |
| 16-pin NSOP (150mil) Outline Dimensions | 237 |
| 20-pin SSOP (150mil) Outline Dimensions | 238 |
| SAW Type 16-pin QFN (3mm×3mm×0.75mm, FP0.25mm) Outline Dimensions | 239 |



Features

CPU Features

- Operating Voltage
 - ◆ f_{SYS}=8MHz: 1.8V~5.5V
- Up to 0.5 μ s instruction cycle with 8MHz system clock at V_{DD}=5V
- · Power down and wake-up functions to reduce power consumption
- Oscillator Types
 - Internal High Speed 8MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- · Fully integrated internal 8MHz oscillator requires no external components
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- · All instructions executed in one to three instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: $4K \times 16 \sim 8K \times 16$
- Data Memory: 512×8
- True EEPROM Memory: 512×8
- In Application Programming function IAP
- Watchdog Timer function
- 18 bidirectional I/O lines
- Programmable I/O source current for LED applications
- Two external interrupt lines shared with I/O pins
- Multiple Timer Modules for time measure, compare match output, PWM output function or single pulse output function
- Universal Serial Interface Module USIM for SPI, I2C or UART communication
- High-Speed fully-duplex or half-duplex Universal Asynchronous Receiver and Transmitter Interface
- Dual Time-Base functions for generation of fixed time interrupt signals
- Two comparator functions
- + 7 external channel 12-bit resolution A/D converter with internal reference voltage V_R
- Low voltage reset function
- Low voltage detect function
- Package types: 8-pin SOP, 10-pin MSOP, 16-pin NSOP/QFN, 20-pin SSOP



General Description

The devices are an A/D type Flash Memory 8-bit high performance RISC architecture microcontrollers.

Offering users the convenience of Flash Memory multi-programming features, these devices also include a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial number, calibration data, etc. By using the In Application Programming technology, users have a convenient means to directly store their measured data in the Flash Program Memory as well as having the ability to easily update their application programs.

Analog features include a multi-channel 12-bit A/D converter and dual comparator functions. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI, UART or I²C interface functions, three popular interfaces which provide designers with a means of easy comminucation with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of internal high and low oscillators is provided including two fully integrated system oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that these devices will find excellent use in applications such as electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.


Selection Table

Most features are common to these devices, the main features distinguishing them is Flash Memory capacity. The following table summarises the main features of each device. As the devices exist in more than one package format, the tables reflect the situation for the package with the most pins.


| Part No. | V _{DD} | ROM | RAM | Data EEPROM | I/O | Timer | A/D | Time Base | Comparator | Stack | Package |
|-----------|-----------------|-------|-------|----------------|-----|--|--------------|--------------|------------|-------|--|
| HT66F2040 | 1.8V~ 5.5V | 4K×16 | 512×8 | 512×8 | 18 | 10-bit PTM×1 16-bit CTM×1 16-bit STM×1 | 12-bit ×7 | 2 | 2 | 8 | 8SOP 10MSOP 16NSOP/QFN 20SSOP |
| HT66F2050 | 1.8V~ 5.5V | 8K×16 | 512×8 | 512×8 | 18 | 10-bit PTM×1 16-bit CTM×1 16-bit STM×1 | 12-bit ×7 | 2 | 2 | 8 | 8SOP 10MSOP 16NSOP/QFN 20SSOP |




Block Diagram




Pin Assignment









- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are supplied as OCDS dedicated pins and as such only available for the HT66V20x0 device which is the OCDS EV chip for the HT66F20x0 device.
 - 3. For the less pin count package type there will be unbounded pins which should be properly configured to avoid unwanted power consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.



Pin Descriptions

With the exception of the power pins, all pins on these devices can be referenced by their Port name, e.g. PA0, PA1, etc., which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins, etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Note that the pin description refers to the largest package size, as a result some pins may not exist on smaller package types.

| Pin Name | Function | OPT | I/T | O/T | Description |
|-----------------------------------|----------|------------------------------|-----|------|--|
| | PA0 | PAWU PAPU PAS0 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| PA0/INT1/STP/PTP/AN0/ | INT1 | PAS0 IFS2 | ST | _ | External Interrupt 1 |
| OCDSDA/ICPDA | STP | PAS0 | | CMOS | STM output |
| | PTP | PAS0 | | CMOS | PTM output |
| | AN0 | PAS0 | AN | | A/D Converter external input channel |
| | ICPDA | | ST | CMOS | ICP Data/Address pin |
| | OCDSDA | — | ST | CMOS | OCDS Data/Address pin |
| | PA1 | PAWU PAPU PAS0 | ST | смоѕ | General purpose I/O. Register enabled pull-up and wake-up |
| | STPB | PAS0 | — | CMOS | STM inverted output |
| | CTP | PAS0 | — | CMOS | CTM output |
| PA1/STPB/CTP/PTPB/ SCL/SCK/AN1 | PTPB | PAS0 | _ | CMOS | PTM inverted output |
| | SCL | PAS0 IFS0 | ST | NMOS | USIM I ² C clock line |
| | SCK | PAS0 IFS0 | ST | CMOS | USIM SPI serial clock |
| | AN1 | PAS0 | AN | _ | A/D Converter external input channel |
| | PA2 | PAWU PAPU PAS1 RSTC | ST | смоѕ | General purpose output pin |
| PA2/RES/STP/CTPB/ OCDSCK/ICPCK | RES | PAS1 RSTC | ST | _ | External reset input |
| | STP | PAS1 | — | CMOS | STM output |
| | CTPB | PAS1 | — | CMOS | CTM inverted output |
| | ICPCK | _ | ST | CMOS | ICP Clock pin |
| | OCDSCK | — | ST | — | OCDS Clock pin |
| | PA3 | PAWU PAPU PAS1 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| | INT0 | PAS1 IFS2 | ST | _ | External Interrupt 0 |
| PA3/INT0/CTP/RX/TX/SCS | CTP | PAS1 | _ | CMOS | CTM output |
| | RX/TX | PAS1 IFS0 | ST | CMOS | UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication |
| | SCS | PAS1 IFS0 | ST | CMOS | USIM SPI slave select |



| Pin Name | Function | OPT | I/T | O/T | Description |
|---|----------|----------------------|-----|------|---|
| | PA4 | PAWU PAPU PAS2 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| PA4/CTCK/SDO/UTX/ | СТСК | PAS2 IFS2 | ST | _ | CTM clock input |
| CMP10/AN4 | SDO | PAS2 | _ | CMOS | USIM SPI data output |
| | UTX | PAS2 | — | CMOS | USIM UART serial data output |
| | CMP10 | PAS2 | — | CMOS | Comparator 1 output |
| | AN4 | PAS2 | AN | _ | A/D Converter external input channel |
| | PA5 | PAWU PAPU PAS2 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| | INT0 | PAS2 IFS2 | ST | _ | External Interrupt 0 |
| | STPB | PAS2 | | CMOS | STM inverted output |
| | СТСК | PAS2 IFS2 | ST | _ | CTM clock input |
| PA5/INT0/STPB/CTCK/TX/ SDI/SDA/URX/UTX/ | TX | PAS2 | — | CMOS | UART serial data output |
| CMP1INN/AN3 | SDI | PAS2 IFS0 | ST | _ | USIM SPI data input |
| | SDA | PAS2 IFS0 | ST | NMOS | USIM I ² C data line |
| | URX/UTX | PAS2 IFS0 | ST | CMOS | USIM UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication |
| | CMP1INN | PAS2 | AN | | Comparator 1 negative input |
| | AN3 | PAS2 | AN | | A/D Converter external input channel |
| | PA6 | PAWU PAPU PAS3 | ST | смоѕ | General purpose I/O. Register enabled pull-up and wake-up |
| PA6/STCK/TX/SCS/ | STCK | PAS3 IFS1 | ST | _ | STM clock input |
| CMP10/VREFI | TX | PAS3 | — | CMOS | UART serial data output |
| | SCS | PAS3 IFS0 | ST | CMOS | USIM SPI slave select |
| | CMP10 | PAS3 | — | CMOS | Comparator 1 output |
| | VREFI | PAS3 | AN | _ | A/D Converter PGA input |
| | PA7 | PAWU PAPU PAS3 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| | INT0 | PAS3 IFS2 | ST | _ | External Interrupt 0 |
| | STCK | PAS3 IFS1 | ST | _ | STM clock input |
| PA7/INT0/STCK/PTCK/RX/ TX/SDO/UTX/CMP1INP/ | РТСК | PAS3 IFS1 | ST | _ | PTM clock input |
| VREF | RX/TX | PAS3 IFS0 | ST | CMOS | UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication |
| | SDO | PAS3 | | CMOS | USIM SPI data output |
| | UTX | PAS3 | | CMOS | USIM UART serial data output |
| | CMP1INP | PAS3 | AN | | Comparator 1 positive input |
| | VREF | PAS3 | AN | _ | A/D Converter external reference voltage input |



| Pin Name | Function | OPT | I/T | O/T | Description |
|----------------------------------|----------|--------------|-----|------|---|
| | PB0 | PBPU PBS0 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | STP | PBS0 | | CMOS | STM output |
| PB0/STP/SDI/SDA/URX/ | SDI | PBS0 IFS0 | ST | _ | USIM SPI data input |
| UTX/AN5 | SDA | PBS0 IFS0 | ST | NMOS | USIM I ² C data line |
| | URX/UTX | PBS0 IFS0 | ST | смоѕ | USIM UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication |
| | AN5 | PBS0 | AN | _ | A/D Converter external input channel |
| | PB1 | PBPU PBS0 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | INT1 | PBS0 IFS2 | ST | | External Interrupt 1 |
| | СТСК | PBS0 IFS2 | ST | _ | CTM clock input |
| PB1/INT1/CTCK/STCK/ | STCK | PBS0 IFS1 | ST | | STM clock input |
| STPB/SDI/SDA/URX/UTX/ | STPB | PBS0 | — | CMOS | STM inverted output |
| AN6 | SDI | PBS0 IFS0 | ST | _ | USIM SPI data input |
| | SDA | PBS0 IFS0 | ST | NMOS | USIM I ² C data line |
| | URX/UTX | PBS0 IFS0 | ST | CMOS | USIM UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication |
| | AN6 | PBS0 | AN | _ | A/D Converter external input channel |
| | PB2 | PBPU PBS1 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | PTP | PBS1 | — | CMOS | PTM output |
| | TX | PBS1 | — | CMOS | UART serial data output |
| PB2/PTP/TX/SCL/SCK/ CMP00/AN7 | SCL | PBS1 IFS0 | ST | NMOS | USIM I ² C clock line |
| | SCK | PBS1 IFS0 | ST | CMOS | USIM SPI serial clock |
| | CMP0O | PBS1 | _ | CMOS | Comparator 0 output |
| | AN7 | PBS1 | AN | — | A/D Converter external input channel |
| | PB3 | PBPU PBS1 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | CTP | PBS1 | | CMOS | CTM output |
| PB3/CTP/TX/SDO/UTX/ CMP00 | TX | PBS1 | _ | CMOS | UART serial data output |
| | SDO | PBS1 | | CMOS | USIM SPI data output |
| | UTX | PBS1 | | CMOS | USIM UART serial data output |
| | CMP0O | PBS1 | | CMOS | Comparator 0 output |



| Pin Name | Function | OPT | I/T | O/T | Description |
|-------------------------------------|----------------|--------------|-----|------|---|
| | PB4 | PBPU PBS2 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | INT1 | PBS2 IFS2 | ST | _ | External Interrupt 1 |
| PB4/INT1/PTCK/PTPB/ | PTCK | PBS2 IFS1 | ST | _ | PTM clock input |
| SCL/SCK/CMP0INP | PTPB | PBS2 | _ | CMOS | PTM inverted output |
| | SCL | PBS2 IFS0 | ST | NMOS | USIM I ² C clock line |
| | SCK | PBS2 IFS0 | ST | CMOS | USIM SPI serial clock |
| | CMP0INP | PBS2 | AN | _ | Comparator 0 positive input |
| | PB5 | PBPU PBS2 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | INT1 | PBS2 IFS2 | ST | _ | External Interrupt 1 |
| | CTPB | PBS2 | | CMOS | CTM inverted output |
| PB5/INT1/CTPB/RX/TX/ SCS/CMP0INN | RX/TX | PBS2 IFS0 | ST | CMOS | UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication |
| | SCS | PBS2 IFS0 | ST | CMOS | USIM SPI slave select |
| | CMP0INN | PBS2 | AN | _ | Comparator 0 negative input |
| | PB6 | PBPU PBS3 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | STCK | PBS3 IFS1 | ST | _ | STM clock input |
| | STPB | PBS3 | _ | CMOS | STM inverted output |
| PB6/STCK/STPB/PTP/SDI/ | PTP | PBS3 | — | CMOS | PTM output |
| SDA/URX/UTX | SDI | PBS3 IFS0 | ST | _ | USIM SPI data input |
| | SDA | PBS3 IFS0 | ST | NMOS | USIM I ² C data line |
| | URX/UTX | PBS3 IFS0 | ST | CMOS | USIM UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication |
| | PB7 | PBPU PBS3 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | PTCK | PBS3 IFS1 | ST | _ | PTM clock input |
| PB7/PTCK/STP/SCL/SCK | STP | PBS3 | | CMOS | STM output |
| | SCL | PBS3 IFS0 | ST | NMOS | USIM I ² C clock line |
| | SCK | PBS3 IFS0 | ST | CMOS | USIM SPI serial clock |
| | PC0 | PCPU PCS0 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| | CTPB | PCS0 | _ | CMOS | CTM inverted output |
| PC0/CTPB/SDO/UTX/TX | SDO | PCS0 | _ | CMOS | USIM SPI data output |
| | UTX | PCS0 | _ | CMOS | USIM UART serial data output |
| | TX | PCS0 | | CMOS | UART serial data output |



| Pin Name | Function | ОРТ | I/T | O/T | Description | | |
|--|--------------|--------------|------|------|--|--|--|
| | PC1 | PCPU PCS0 | ST | CMOS | General purpose I/O. Register enabled pull-up | | |
| | PTCK | PCS0 IFS1 | ST | — | PTM clock input | | |
| | PTPB | PCS0 | | CMOS | PTM inverted output | | |
| PC1/PTCK/PTPB/CTCK/ SCS/RX/TX | СТСК | PCS0 IFS2 | ST | _ | CTM clock input | | |
| | SCS | PCS0 IFS0 | ST | CMOS | USIM SPI slave select | | |
| | RX/TX | PCS0 IFS0 | ST | CMOS | UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication | | |
| AVDD/VDD | AVDD/ VDD | _ | PWR | | Analog and Digital positive power supply | | |
| AVSS/VSS | AVSS/ VSS | _ | PWR | | Analog and Digital negative power supply | | |
| The following pins are onl | y for the HT | 66V20x | 0-10 | | | | |
| OCDSDA | OCDSDA | _ | ST | CMOS | OCDS Address/Data, for EV chip only | | |
| OCDSCK | OCDSCK | _ | ST | | OCDS Clock pin, for EV chip only | | |
| Legend: I/T: Input type; O/T: Output type; OPT: Optional by register option; | | | | | | | |
| CMOS: CMOS output; NMOS: NMOS output; | | | | | | | |

ST: Schmitt Trigger input; AN: Analog signal; PWR: Power

Absolute Maximum Ratings

| Supply Voltage | Vss-0.3V to Vss+6.0V |
|-------------------------|--|
| Input Voltage | $V_{\text{SS}}\text{-}0.3V$ to $V_{\text{DD}}\text{+}0.3V$ |
| Storage Temperature | -60°C to 150°C |
| Operating Temperature | 40°C to 85°C |
| I _{OH} Total | -80mA |
| I _{OL} Total | |
| Total Power Dissipation | 500mW |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to these devices. Functional operation of these devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=25°C, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|---|--------------------------|-------------------------|------|------|------|------|
| | Operating Voltage – HIRC | f _{sys} =8MHz | 1.8 | _ | 5.5 | V |
| V _{DD} Operating Voltage – LIF | Operating Voltage – LIRC | f _{sys} =32kHz | 1.8 | _ | 5.5 | V |

Standby Current Characteristics

| Symbol | Standby Made | | Test Conditions | Min. | Turn | Max | Max. | Unit |
|--------|-------------------|------|---------------------|-------|------|------|-------|------|
| Symbol | Standby Mode | VDD | Conditions | wiin. | Тур. | Max. | @85°C | Unit |
| | | 1.8V | | — | 0.45 | 1.50 | 4.50 | |
| | | 3V | WDT off | — | 0.45 | 1.80 | 5.00 | μA |
| | SLEEP Mode | 5V | | — | 0.5 | 2.0 | 6.0 | |
| | SLEEF MOUE | 1.8V | | _ | 1.5 | 3.0 | 7.0 | μA |
| | - | 3V | WDT on | — | 1.8 | 3.6 | 8.0 | |
| ISTB | | 5V | | — | 3 | 5 | 10 | |
| ISTB | | 1.8V | | _ | 2.4 | 4.0 | 8.0 | μA |
| | IDLE0 Mode- LIRC | 3V | f _{SUB} on | _ | 3 | 5 | 9 | |
| | | 5V | | | 5 | 10 | 11 | |
| | | 1.8V | | _ | 288 | 400 | 480 | |
| | IDLE1 Mode – HIRC | 3V | fsuв on, fsys=8MHz | _ | 360 | 500 | 600 | μA |
| | | 5V | | | 850 | 1000 | 1200 | |

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

Operating Current Characteristics

| Symbol | Operating Mode | | Test Conditions | Min. | Typ | Max. | l lució |
|------------------|----------------|------------|-----------------|-------|------|------|---------|
| Symbol | Operating Mode | VDD | Conditions | wiin. | Тур. | wax. | Unit |
| | | 1.8V | | — | 8 | 16 | |
| SLOW Mode – LIRC | 3V | fsys=32kHz | — | 10 | 20 | μA | |
| | | 5V | | — | 30 | 50 | |
| IDD | | 1.8V | | — | 0.8 | 1.2 | |
| FAST Mode – HIRC | 3V | fsys=8MHz | — | 1.0 | 1.5 | mA | |
| | | 5V | | _ | 2 | 3 | |

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Operating Current values are measured using a continuous NOP instruction program loop.

Ta=25°C



A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

Internal High Speed Oscillator – HIRC – Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

| Symbol | Devementer | Test | Test Conditions | | | Max. | Unit |
|--------|--------------------------------------|-----------|-----------------|-------|------|-------|------|
| | ool Parameter | VDD | Temp. | Min. | Тур. | wax. | Unit |
| | | 2)////// | 25°C | -1% | 8 | +1% | |
| £ | 2041 Iz Writer Trimmed LIIDC Frequen | 3V/5V | -40°C~85°C | -2% | 8 | +2% | |
| fhirc | 8MHz Writer Trimmed HIRC Frequen | 1.8V~5.5V | 25°C | -2.5% | 8 | +2.5% | MHz |
| | | 1.60~5.50 | -40°C~85°C | -3% | 8 | +3% | |


Note: 1. The 3V/5V values for V_{DD} are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

- 2. The row below the 3V/5V trim voltage row is provided to show the values for the full V_{DD} range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 1.8V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.
- 3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator.

Internal Low Speed Oscillator Characteristics – LIRC

| Symbol | Parameter | Tes | Min. | Тур. | Max. | Unit | | |
|-------------------|--------------------|-----------------|------------|---------|------|-------|------|--|
| | | V _{DD} | Temp. | IVIIII. | Typ. | WidA. | Unit | |
| | | 3V | 25°C | -2% | 32 | +2% | | |
| f _{LIRC} | LIRC Frequency | 2.2V~5.5V | -40°C~85°C | -7% | 32 | +7% | kHz | |
| | | 1.8V~5.5V | -40°C~85°C | -10% | 32 | +10% | | |
| t start | LIRC Start Up Time | _ | — | — | | 100 | μs | |

Operating Frequency Characteristic Curves





System Start Up Time Characteristics

| Cumple of | Devenueter | | Test Conditions | Min. | Trees | Max | Unit |
|---------------------|--|-----|--|-------|-------|--|-------------------|
| Symbol | Parameter | VDD | Conditions | wiin. | Тур. | wax. | Unit |
| | System Start-up Time | — | f _{sys} =f _H ~f _H /64, f _H =f _{HIRC} | | 16 | _ | t _{HIRC} |
| | (Wake-up from Condition where f_{SYS} is off) | — | $f_{SYS}=f_{SUB}=f_{LIRC}$ | | 2 | — | t _{LIRC} |
| | System Start-up Time | | $f_{SYS}=f_H \sim f_H/64$, $f_H = f_{HIRC}$ | _ | 2 | | tн |
| t _{ss⊤} | (Wake-up from Condition where $f_{\mbox{\scriptsize SYS}}$ is on) | | f _{SYS} =f _{SUB} = f _{LIRC} | _ | 2 | — | tsuв |
| | System Speed Switch Time (FAST to Slow Mode or SLOW to FAST Mode) | _ | $f_{\text{HIRC}}\text{switches}$ from off \rightarrow on | | 16 | Max. — — — 1.0 1.0 120 | t _{HIRC} |
| | System Reset Delay Time (Reset Source from Power-on Reset or LVR Hardware Reset) Note: The fast power on mode is enabled. | | RR_{POR} =5 V/ms (V _{DD} reaches the lowest available voltage and RES=1, start to count) | 0.6 | 0.8 | | ms |
| t _{RSTD} | System Reset Delay Time (LVRC/WDTC/RSTC Software Reset) Note: The fast power on mode is enabled. | _ | _ | | | | |
| | System Reset Delay Time (Reset Source from WDT Overflow or RES pin reset) Note: The fast power on mode is enabled. | | _ | 0.6 | 0.8 | 1.0 | ms |
| t _{SRESET} | Minimum Software Reset Pulse Width to Reset | | _ | 45 | 90 | 120 | μs |

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbol t_{HIRC} etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example $t_{HIRC}=1/f_{HIRC}$, $t_{SYS}=1/f_{SYS}$ etc.
- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Input/Output Characteristics

Ta=-40°C~85°C

| Symbol | Parameter | | Test Conditions | Min. | Тур. | Max. | Unit | | |
|--------|--|-----|--------------------------|--------------------|------|--------------------|------|--|--|
| Symbol | Falameter | VDD | Conditions | IVIIII. | тур. | Wax. | Unit | | |
| | Input Low Voltage for PA2 as Reset Pin | 5V | | 0 | | 2.0 | | | |
| | | — | V _{DD} ≥2.7 | 0 | _ | $0.4V_{DD}$ | V | | |
| VIL | | — | 1.8≤V _{DD} <2.7 | 0 | _ | $0.3V_{\text{DD}}$ | | | |
| | Input Low Voltage for I/O Ports | 5V | _ | 0 | | 1.5 | v | | |
| | | — | _ | 0 | — | $0.2V_{\text{DD}}$ | v | | |
| | Input Lligh Voltage for DA2 on Depat Din | 5V | — | 4.5 | | 5 | v | | |
| VIH | Input High Voltage for PA2 as Reset Pin | _ | _ | $0.9V_{\text{DD}}$ | _ | V _{DD} | v | | |
| VIH | Input High Voltage for I/O Ports | 5V | — | 3.5 | _ | 5.0 | v | | |
| | Input High Voltage for I/O Ports | — | _ | $0.8V_{\text{DD}}$ | _ | V _{DD} | v | | |
| le: | Sink Current for I/O Ports | 3V | Voi=0.1Vpp | 16 | 32 | | mA | | |
| lol | | 5V | | 32 | 65 | _ | | | |



| Ourseh el | Demonster | | Test Conditions | Min. | True | Max | 11 |
|--------------------|--|-----|---|------|-------|--|------|
| Symbol | Parameter | VDD | Conditions | win. | Тур. | wax. | Unit |
| | | 3V | V _{OH} =0.9V _{DD} , | -0.7 | -1.5 | | |
| | | 5V | SLEDCn[m+1:m]=00, (n=0, 1; m=0, 2, 4, 6) | -1.5 | -2.9 | | |
| | | 3V | $V_{OH}=0.9V_{DD}$ | -1.3 | -2.5 | _ | |
| | Source Current for I/O Ports | 5V | SLEDCn[m+1:m]=01, (n=0, 1; m=0, 2, 4, 6) | -2.5 | -5.1 | | |
| I _{он} | Source Current for I/O Ports | 3V | $V_{OH}=0.9V_{DD}$ | -1.8 | -3.6 | | mA |
| | | 5V | SLEDCn[m+1:m]=10, (n=0, 1; m=0, 2, 4, 6) | -3.6 | -7.3 | _ | |
| | | 3V | | -4 | -8 | _ | |
| | | 5V | SLEDCn[m+1:m]=11, (n=0, 1; m=0, 2, 4, 6) | -8 | -16 | _ | |
| | Pull-high Resistance for I/O Ports except | 3V | LVPU=0 | 20 | 60 | 100 | |
| | | 5V | PxPU=FFH (Px: PA, PB, PC) | 10 | 30 | 50 | kΩ |
| | PA2 Pin ^(Note) | 3V | LVPU=1 | 6.67 | 15.00 | 23.00 | |
| Rph | | 5V | PxPU=FFH (Px: PA, PB, PC) | 3.5 | 7.5 | 12.0 | |
| | Dull high Desistance for DAO Din | 3V | — | 6.67 | 15.00 | 50 23.00 12.0 23.00 12.0 ±1 | kΩ |
| | Pull-high Resistance for PA2 Pin | 5V | _ | 3.5 | 7.5 | | κΩ |
| I _{LEAK} | Input Leakage Current for I/O Ports | 5V | VIN=VDD or VIN=VSS | | _ | ±1 | μA |
| f _{TMCLK} | TM Maximum Timer Clock Source Frequency | 5V | | | _ | 1 | fsys |
| t _{тск} | TM Clock Input Minimum Pulse Width | — | — | 0.3 | _ | | μs |
| t _{INT} | Interrupt Input Pin Minimum Pulse Width | _ | _ | 10 | _ | | μs |
| t _{RES} | External Reset Pin Minimum Pulse Width | _ | _ | 10 | _ | | μs |

Note: The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

Memory Electrical Characteristics

| Symbol | Parameter | | Test Conditions | Min. | Turn | Max. | Unit | | | | |
|----------------------|---|-----|-----------------|--------------------|------|--------------------|------|--|--|--|--|
| Symbol | Farameter | VDD | Conditions | IVIII. | Тур. | WIGA. | Unit | | | | |
| V _{RW} | V _{DD} for Read / Write | — | — | V _{DDmin} | — | V _{DDmax} | V | | | | |
| Flash Program Memory | | | | | | | | | | | |
| 4 | Erase Time | _ | FWERTS=0 | _ | 3.2 | 3.9 | | | | | |
| t _{FER} | | _ | FWERTS=1 | _ | 3.7 | 4.5 | ms | | | | |
| | Write Time | _ | FWERTS=0 | — | 2.2 | 2.7 | ms | | | | |
| t _{FWR} | | _ | FWERTS=1 | _ | 3.0 | 3.6 | | | | | |
| EР | Cell Endurance | _ | _ | 10K | _ | — | E/W | | | | |
| t _{RETD} | ROM Data Retention time | _ | Ta=25°C | _ | 40 | — | Year | | | | |
| t _{ACTV} | ROM Activation Time – Wake-up from Power Down Mode | _ | _ | 32 | | 64 | μs | | | | |
| Data EE | PROM Memory | | | | | | | | | | |
| + | Erano Timo | | EWERTS=0 | _ | 3.2 | 3.9 | mo | | | | |
| t _{EEER} | Erase Time | _ | EWERTS=1 | _ | 3.7 | 4.5 | ms | | | | |

Ta=-40°C~85°C, unless otherwise specified



| Symbol | Parameter | | Test Conditions | Min. | Turn | Max. | Unit | | |
|-------------------|----------------------------|-----|----------------------|-------|------|------|------|--|--|
| Symbol | Parameter | VDD | Conditions | wiin. | Тур. | wax. | Unit | | |
| | Write Time (Byte Mode) | _ | EWERTS=0 | — | 5.4 | 6.6 | | | |
| | | — | EWERTS=1 | — | 6.7 | 8.1 | ma | | |
| t _{EEWR} | Write Time (Page Mode) | _ | EWERTS=0 | — | 2.2 | 2.7 | ms | | |
| | | _ | EWERTS=1 | | 3.0 | 3.6 | | | |
| Ep | Cell Endurance | _ | _ | 100K | _ | | E/W | | |
| t _{RETD} | ROM Data Retention time | _ | Ta=25°C | | 40 | | Year | | |
| RAM Da | RAM Data Memory | | | | | | | | |
| V _{DR} | RAM Data Retention voltage | | Device in SLEEP Mode | 1.0 | | | V | | |

Note: 1. The ROM activation time t_{ACTV} should be added when calculating the total system start-up time of a wakeup from the power down mode.

2. "E/W" means Erase/Write times.

LVD/LVR Electrical Characteristics

| Sumbol | Parameter | | Test Conditions | Min. | Turn | Max | Unit |
|-------------------|--|-----|--|------|------|--|------|
| Symbol | Parameter | VDD | Conditions | win. | тур. | wax. | Unit |
| | | | LVR enabled, voltage select 1.7V | -5% | 1.7 | +5% | |
| | | | LVR enabled, voltage select 1.9V | -5% | 1.9 | +5% | |
| V _{LVR} | Low Voltage Reset Voltage | _ | LVR enabled, voltage select 2.55V | -3% | 2.55 | +3% | V |
| | | | LVR enabled, voltage select 3.15V | -3% | | +3% | |
| | | | LVR enabled, voltage select 3.8V | -3% | 3.8 | +3% | |
| | | | LVD enabled, voltage select 1.8V | | 1.8 | | |
| | | | LVD enabled, voltage select 2.0V | | 2.0 | | V |
| | | | LVD enabled, voltage select 2.4V | | 2.4 | 1 | |
| V _{LVD} | Low Voltage Detect Voltage | | LVD enabled, voltage select 2.7V | -5% | 2.7 | . = 0/ | |
| | Low voltage Detect voltage | _ | LVD enabled, voltage select 3.0V | -3% | 3.0 | +5% | v |
| | | | LVD enabled, voltage select 3.3V | | 3.3 | 1 | |
| | | | LVD enabled, voltage select 3.6V | | 3.6 |] | |
| | | | LVD enabled, voltage select 4.0V | | 4.0 | 1 | |
| | Operating Current | 3V | LVR enable, LVD enable, | _ | | 10 | |
| LVRLVD | | 5V | V _{LVR} =1.9V, V _{LVD} =2.0V | _ | 10 | 15 | μA |
| | LVDO Stable Time | _ | For LVR enable, VBGEN=0, LVD off \rightarrow on | _ | _ | 18 | |
| t _{LVDS} | LVDO Stable Time | _ | For LVR disable, VBGEN=0, LVD off \rightarrow on | | | +5% +3% +3% +3% +3% +5% 10 15 18 150 480 2.0 4 8 240 | μs |
| | | | TLVR[1:0]=00B | 120 | 240 | 480 | μs |
| | | | TLVR[1:0]=01B | 0.5 | 1.0 | 2.0 | |
| t _{LVR} | Minimum Low Voltage Width to Reset | _ | TLVR[1:0]=10B | 1 | 2 | 4 | ms |
| | | | TLVR[1:0]=11B | 2 | 4 | 8 | |
| t _{LVD} | Minimum Low Voltage Width to Interrupt | | | 60 | 120 | 240 | μs |
| I _{LVR} | Additional Crrent for LVR Enable | 5V | LVD disable | _ | _ | 14 | μA |
| LVD | Additional Current for LVD Enable | 5V | LVR disable | _ | | 14 | μA |

Ta=25°C



HT66F2040/HT66F2050 Low Pin Count A/D Flash MCU

A/D Converter Characteristics

| 0 | Demonster | Test Conditions | | | | | |
|--------------------------------------|--|-----------------|--|-------------|------|-------------------------|------------------|
| Symbol | Parameter | VDD | Conditions | Min. | Тур. | Max. | Unit |
| Vadi | Input Voltage | _ | _ | 0 | — | VREF | V |
| Vref | Reference Voltage | _ | _ | 1.8 | _ | VDD | V |
| | | 1.8V | SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =2.0µs | | | | |
| | | 2V | SAINS[3:0]=0000B, | | | | |
| DNL | Differential Non-linearity | 3V | SAVRS[1:0]=01B, | -3 | — | +3 | LSE |
| | | 5V | V _{REF} =V _{DD} , t _{ADCK} =0.5µs | | | | |
| | | 1.8V | SAINS[3:0]=0000B, | | | | |
| | | 3V | SAVRS[1:0]=01B, | | | | |
| | | 5V | V _{REF} =V _{DD} , t _{ADCK} =10µs | | | | |
| | | 1.8V | SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =2.0µs | | _ | | |
| | Integral Non-linearity | 2V | SAINS[3:0]=0000B, | | | +4 | LSE |
| INL | | 3V | SAVRS[1:0]=01B, | -4 | | | |
| | | 5V | V _{REF} =V _{DD} , t _{ADCK} =0.5µs | | | . 4 | LOL |
| | | 1.8V | CAINICI2:01-0000D | - | | | |
| | | 3V | SAINS[3:0]=0000B, SAVRS[1:0]=01B, | | | | |
| | | 5V 5V | V _{REF} =V _{DD} , t _{ADCK} =10µs | | | | |
| | | 1.8V | No load, t _{ADCK} =2.0µs | | 280 | 400 | |
| , Additional Current Consumption for | Additional Current Consumption for A/D | 3V | 100 10au, taber-2.0µ3 | | 450 | 600 | μA |
| ADC | Converter Enable | 5V | No load, t _{ADCK} =0.5µs | <u> </u> | 850 | 1000 | μΑ |
| | | 50 | 1 0) (5) (-2 0) (| - | | | |
| t _{ADCK} | Clock Period | — | 1.8V≤V _{DD} <2.0V 2.0V≤V _{DD} ≤5.5V | 2.0 0.5 | | 10.0 | μs |
| t _{ADS} | Sampling Time | | 2.0 V = V DD = 3.3 V | 0.5 | 4 | 10.0 | tADCH |
| AD3 | Conversion Time | | | | | | CADO |
| t _{ADC} | (Including A/D Sample and Hold Time) | — | — | - | 16 | - | t _{ADC} |
| t _{on2st} | A/D Converter On-to-Start Time | _ | _ | 4 | _ | _ | μs |
| | | 1.8V | SAINS[3:0]=0000B, | | | | |
| GERR | A/D Conversion Gain Error | 3V | SAVRS[1:0]=0000B, | -4 | _ | +4 | LSE |
| 02 | | 5V | V _{REF} =V _{DD} | | | | |
| | | 1.8V | | | | | |
| OSRR | A/D Conversion Offset Error | 3V | SAINS[3:0]=0000B, | -4 | | +4 | LSE |
| USKK | A/D Conversion Offset Error | | SAVRS[1:0]=01B, V _{REF} =V _{DD} | -4 | _ | -74 | LOE |
| | | 5V | | | 050 | 500 | |
| | Additional Current Consumption for | 2.2V | No load, PGAIS=1, | | 250 | 500 | |
| PGA | PGA Enable | 3V | PGAGS[1:0]=01 | <u> </u> | 300 | 600 | μA |
| | | 5V | | <u> </u> | 400 | 700 | |
| | | 2.2V | - | Vaa | | Van | |
| Vor | PGA Maximum Output Voltage Range | 3V | | Vss +0.1 | - | V _{DD} -0.1 | V |
| | | 5V | | | | -0.1 | |
| | | 2.2V~5.5V | | -1% | 2 | +1% | |
| Vvr | PGA Fix Voltage Output | 3.2V~5.5V | VRI=VBGREF (PGAIS=1) | -1% | 3 | +1% | _ |
| | | 4.2V~5.5V | | -1% | 4 | +1% | 1 |



| Symbol | Parameter | Т | Min. | True | Max | Unit | |
|---|--------------------------|------------------|------------------------------------|-------------------------|-------------------------|-------------------------|------|
| | | VDD | Conditions | | Тур. | Max. | Unit |
| V _{IR} PGA Input Voltage Range | 3V | Gain=1, PGAIS=0, | V _{ss} +0.1 | _ | V _{DD} -1.4 | N | |
| | PGA input voltage Range | 5V | Relative gain, Gain error < ±5% | V _{ss} +0.1 | _ | V _{DD} -1.4 | |
| Vos_PGA PGA Inp | DCA Innut Offeet Veltere | 3V | | -15 | _ | +15 | mV |
| | PGA Input Offset Voltage | 5V |] — | -15 | _ | +15 | mV |

Internal Reference Voltage Characteristics

Ta=-40°C~85°C, unless otherwise specified

| Symbol | Parameter | 1 | Test Conditions | | | Max. | Unit |
|--|------------------------------|-----------------|---|------|------|--------|----------------------|
| Symbol | Falailetei | V _{DD} | Conditions | Min. | Тур. | IVIAA. | Unit |
| V/ | Devidence Defense Alfalteres | | _ | -10% | 1.2 | +10% | v |
| V _{BGREF} Bandgap Reference Voltage | | 2.2V~5.5V | _ | -1% | 1.2 | +1% | |
| IBGREF | Operating Current | 5.5V | _ | — | 25 | 35 | μA |
| PSRR | Power Supply Rejection Ratio | _ | Ta=25°C, V _{RIPPLE} =1V _{P-P} , f _{RIPPLE} =100Hz | 75 | _ | _ | dB |
| En | Output Noise | _ | Ta=25°C, no load current, f=0.1Hz~10Hz | _ | 300 | _ | μV_{RMS} |
| Isd | Shutdown Current | _ | VBGREN=0 | — | _ | 0.1 | μA |
| t start | Start Up Time | 1.8V~5.5V | Ta=25°C | _ | | 400 | μs |

Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise described.

 $2.\,A\,0.1\mu F$ ceramic capacitor should be connected between VDD and GND.

3. The V_{BGREF} voltage is used as the A/D converter PGA input signal.


Comparator Electrical Characteristics

| Cumple of | Devenuerten | | Test Conditions | | . | Max | 11 |
|--------------------|--------------------------------------|------------|--|------|----------|---------------------|------|
| Symbol | Parameter | VDD | Conditions | Min. | Тур. | Max. | Unit |
| | Additional Current Consumption | 3V | _ | | _ | 200 | |
| ICMP | for Comparator Enable | 5V | _ | | _ | 200 | μA |
| 1 | Power Down Current | 3V | 3V O | | | 0.1 | |
| ICSTB | I _{CSTB} Power Down Current | 5V | Comparator disable | — | _ | 0.1 | μA |
| N Ibutancia | 3V | CMPnHYEN=0 | 0 | 0 | 5 | mV | |
| | Liveterecia | 50 | CMPnHYEN=1 | 15 | 35 | 60 | mV |
| V _{HYS} | lysteresis | 5V | CMPnHYEN=0 | 0 | 0 | 5 | mV |
| | | J SV | CMPnHYEN=1 | 15 | 35 | 60 | mV |
| V | Common Mada Valtana Danas | 3V | _ | Vss | _ | V _{DD} - 1 | V |
| Vсм | Common Mode Voltage Range | 5V | _ | Vss | _ | V _{DD} - 1 | V |
| • | On an Loon Cain | 3V | _ | 60 | 80 | — | dB |
| AoL Open Loop Gain | | 5V | — | 60 | 80 | | dB |
| taa | Response Time | 3V | With 100mV overdrive ⁽²⁾⁽³⁾ | | 200 | 400 | ns |
| t _{RP} R | Response Time | 5V | | _ | 200 | 400 | ns |

Note: 1. All measurements are taken under conditions of CMPnINP input voltage= $(V_{DD}-1)/2$ and remain constant.



- 2. Measured with comparator one input pin at $V_{CM}=(V_{DD}-1)/2$ while the other pin input transition from V_{SS} to ($V_{CM}+100mV$) or from V_{DD} to ($V_{CM}-100mV$).
- 3. Load Condition: C_{LOAD} =50pF




I²C Electrical Characteristics

| | | | Test Conditions | | | | | |
|----------------------|---|------------|-------------------------|------|------|------|-----|--|
| Symbol Parameter | VDD | Conditions | Min. | Тур. | Max. | Unit | | |
| | | | No clock debounce | 2 | — | _ | | |
| | I ² C Standard Mode (100kHz) f _{SYS} Frequency ^(Note) | - | 2 system clock debounce | 4 | _ | _ | MHz | |
| fize | | | 4 system clock debounce | 4 | _ | — | | |
| II2C | | | No clock debounce | 4 | — | — | | |
| | I ² C Fast Mode (400kHz) f _{SYS} Frequency ^(Note) | _ | 2 system clock debounce | 8 | _ | — | MHz | |
| | | | 4 system clock debounce | 8 | — | | 1 | |
| fscl | SCL Clock Frequency | 3V/5V | Standard mode | _ | — | 100 | kHz | |
| ISCL | SCE Clock Frequency | 30/30 | Fast mode | — | — | 400 | | |
| + | | 3V/5V | Standard mode | 3.5 | — | — | | |
| t _{scl(H)} | SCL Clock High Time | | Fast mode | 0.9 | — | — | μs | |
| 4 | SCL Clock Low Time | 3V/5V | Standard mode | 3.5 | — | — | | |
| t _{SCL(L)} | SCE Clock Low Time | 30/50 | Fast mode | 0.9 | _ | — | μs | |
| tFALL | SCL and SDA Fall Time | 3V/5V | Standard mode | _ | — | 1.3 | | |
| I FALL | SCE and SDA Fail Time | 30/50 | Fast mode | _ | _ | 0.34 | μs | |
| 4 | SCL and SDA Rise Time | 3V/5V | Standard mode | _ | — | 1.3 | | |
| t _{RISE} | SCL and SDA Rise Time | 30/50 | Fast mode | _ | — | 0.34 | μs | |
| 4 | SDA Data Satur Time | 3V/5V | Standard mode | 0.25 | — | — | | |
| t _{su(sda)} | SDA Data Setup Time | 30/50 | Fast mode | 0.1 | — | — | μs | |
| t _{H(SDA)} | SDA Data Hold Time | 3V/5V | _ | 0.1 | _ | — | μs | |
| t _{VD(SDA)} | SDA Data Valid Time | 3V/5V | — | _ | — | 0.6 | μs | |
| tauran | Start Condition Setup Time | 3V/5V | Standard mode | 3.5 | _ | _ | | |
| t _{su(sta)} | | 30/30 | Fast mode | 0.6 | _ | _ | μs | |
| t | Start Condition Hold Time | 3V/5V | Standard mode | 4.0 | — | _ | 110 | |
| t _{H(STA)} | | 30/30 | Fast mode | 0.6 | — | _ | μs | |
| tauraa | Stop Condition Setup Time | 3V/5V | Standard mode | 3.5 | _ | _ | | |
| tsu(sto) | | 30/30 | Fast mode | 0.6 | | _ | μs | |


Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.





Power-on Reset Characteristics

| | | | | | | | Гa=25°C |
|------------------|---|-----|-----------------|-------|------|------|-----------|
| Symbol | Parameter | | Test Conditions | | True | Max. | L lus i t |
| Symbol Paran | Falameter | VDD | Conditions | Min. | Тур. | Wax. | Unit |
| VPOR | V _{DD} Start Voltage to Ensure Power-on Reset | _ | | — | — | 100 | mV |
| RRPOR | V_DD Rising Rate to Ensure Power-on Reset | _ | | 0.035 | — | — | V/ms |
| t _{POR} | Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset | _ | | 1 | _ | _ | ms |



System Architecture


A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively, with the exception of branch or call instructions which needs one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the devices suitable for low-cost, high-volume production for controller applications


Clocking and Pipelining


The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the

beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.







Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.



| Device | Program Counter | | | | | |
|-----------|-----------------|----------------|--|--|--|--|
| Device | High Byte | Low Byte (PCL) | | | | |
| HT66F2040 | PC11~PC8 | PCL7~PCL0 | | | | |
| HT66F2050 | PC12~PC8 | PCL7~PCL0 | | | | |

Program Counter


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack has 8 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

 Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA




- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LOR, LXOR, LANDM, LORM, LXORM, LCPL, LCPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRRA, LRR, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSZ, LSZA, LSNZ, LSIZ, LSDZ, LSIZA, LSDZA

Flash Program Memory

The Program Memory is the location where the user code or program is stored. For these devices the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $4K \times 16$ bits to $8K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer registers.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.



Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" instructions respectively when the memory [m] is located in sector 0. If the memory [m] is located in other sectors except sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The accompanying example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the last page which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which refers to the start address of the last page within the 8K Program Memory of the HT66F2050. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "1F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by TBHP and TBLP if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.



Table Read Program Example

| tempreg1 db ? | ; temporary register #1 |
|---------------------|--|
| tempreg2 db ? | ; temporary register #2 |
| : | |
| : | |
| mov a,06h | ; initialise low table pointer - note that this address is referenced |
| mov tblp,a | ; to the last page or the page that the pointed |
| mov a,1Fh | ; initialise high table pointer |
| mov tbhp,a | |
| • | |
| • tabrd tempreg1 | ; transfers value in table referenced by table pointer data at program |
| cabia comprogr | ; memory address "1F06H" transferred to tempreg1 and TBLH |
| dec tblp | ; reduce value of table pointer by one |
| tabrd tempreg2 | i i i i i i i i i i i i i i i i i i i |
| | ; data at program memory address ``1F05H" transferred to |
| | ; tempreg2 and TBLH, in this example the data "1AH" is |
| | ; transferred to tempreg1 and data "OFH" to register tempreg2 |
| : | |
| : | |
| | ; sets initial address of program memory |
| dc 00Ah, 00Bh, 00 | OCh, OODh, OOEh, OOFh, O1Ah, O1Bh |
| : | |
| : | |

In Circuit Programming – ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.


As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

| Holtek Writer Pins | MCU Programming Pins | Pin Description |
|--------------------|----------------------|---------------------------------|
| ICPDA | PA0 | Programming Serial Data/Address |
| ICPCK | PA2 | Programming Clock |
| VDD | VDD/AVDD | Power Supply |
| VSS | VSS/AVSS | Ground |

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the devices is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.





Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support – OCDS

There is an EV chip named HT66V20x0 which is used to emulate the real MCU device named HT66F20x0. The EV chip device also provides the "On-Chip Debug" function to debug the real MCU device during development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip device for debugging, the corresponding pin functions shared with the OCDSDA and OCDSCK pins in the real MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

| Holtek e-Link Pins | MCU OCDS Pins | Pin Description |
|--------------------|---------------|---|
| OCDSDA | OCDSDA | On-Chip Debug Support Data/Address input/output |
| OCDSCK | OCDSCK | On-Chip Debug Support Clock input |
| VDD | VDD/AVDD | Power Supply |
| VSS | VSS/AVSS | Ground |

In Application Programming – IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of the IAP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART or USB, using I/O pins. Regarding the internal firmware, the user can select versions provided by Holtek or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.



Flash Memory Read/Write Size

The Flash memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 32 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.

| Device | Program Memory Size | Erase | Write | Read | Page |
|-----------|---------------------|------------|------------|-----------|-------|
| HT66F2040 | 4K×16 | 32 | 32 | 1 | 32 |
| HT66F2050 | 8K×16 | words/page | words/time | word/time | words |

| Page | FARH | FARL[7:5] | FARL[4:0] |
|------|-----------|-----------|-------------|
| 0 | 0000 0000 | 000 | |
| 1 | 0000 0000 | 001 | |
| 2 | 0000 0000 | 010 | |
| 3 | 0000 0000 | 011 | |
| 4 | 0000 0000 | 100 | Tag Address |
| : | : | : | |
| : | : | : | |
| 126 | 0000 1111 | 110 | |
| 127 | 0000 1111 | 111 | |


IAP Operation Format

Page Number and Address Selection – HT66F2040


| Page | FARH | FARL[7:5] | FARL[4:0] |
|------|-----------|-----------|-------------|
| 0 | 0000 0000 | 000 | |
| 1 | 0000 0000 | 001 | |
| 2 | 0000 0000 | 010 | |
| 3 | 0000 0000 | 011 | |
| 4 | 0000 0000 | 100 | Tag Address |
| : | : | : | |
| : | : | : | |
| 254 | 0001 1111 | 110 | |
| 255 | 0001 1111 | 111 | |

Page Number and Address Selection – HT66F2050





Flash Memory IAP Read/Write Structure – HT66F2040



Flash Memory IAP Read/Write Structure - HT66F2050

Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FC2 register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to zero by hardware. It is recommended that the write buffer should be cleared by setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 32 words corresponding to a page. The write buffer address is mapped to a specific Flash memory page specified by the memory address bits, FA11~FA5 or FA12~FA5. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the Flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the Flash memory address reaches the page boundary, 11111b of a page with 32 words, the address will now not be incremented but stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.

After a write process is finished, the write buffer will automatically be cleared by hardware. Note that the write buffer should be cleared manually by the application program when the data written into the Flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.



IAP Flash Program Memory Registers

There are two address registers, four 16-bit data registers and three control registers. The address and data registers are located in Sector 0 while the control registers are located in Sector 1. Read and Write operations to the Flash memory are carried out using 16-bit data operations using the address and data registers and the control register. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FC0, FC1 and FC2. As the FARH/FARL and FDnH/FDnL registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The FC0, FC1 and FC2 registers, being located in Sector 1, can be addressed directly only using the corresponding extended instructions or can be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pairs and Indirect Addressing Register, IAR1 or IAR2.

| Register | | | | В | it | | | |
|---------------------|-------|-------|-------|-------|-------|------|--------|------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FC0 | CFWEN | FMOD2 | FMOD1 | FMOD0 | FWPEN | FWT | FRDEN | FRD |
| FC1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FC2 | _ | — | _ | _ | — | _ | FWERTS | CLWB |
| FARL | FA7 | FA6 | FA5 | FA4 | FA3 | FA2 | FA1 | FA0 |
| FARL | FA7 | FA6 | FA5 | FA4 | FA3 | FA2 | FA1 | FA0 |
| FARH (HT66F2040) | _ | _ | _ | _ | FA11 | FA10 | FA9 | FA8 |
| FARH (HT66F2050) | _ | _ | _ | FA12 | FA11 | FA10 | FA9 | FA8 |
| FD0L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FD0H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| FD1L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FD1H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| FD2L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FD2H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| FD3L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FD3H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |

IAP Register List

• FC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-----|-------|-----|
| Name | CFWEN | FMOD2 | FMOD1 | FMOD0 | FWPEN | FWT | FRDEN | FRD |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7

CFWEN: Flash Memory Erase/Write function enable control

0: Flash memory erase/write function is disabled

1: Flash memory erase/write function has been successfully enabled

When this bit is cleared to 0 by application program, the Flash memory erase/write function is disabled. Note that this bit cannot be set high by application programs. Writing a "1" into this bit results in no action. This bit is used to indicate the Flash memory erase/write function status. When this bit is set to 1 by hardware, it means that the Flash memory erase/write function is enabled successfully. Otherwise, the Flash memory erase/write function is disabled if the bit is zero.



| Bit 6~4 | FMOD2~FMOD0: Flash memory Mode selection |
|--------------|--|
| | 000: Write Mode |
| | 001: Page Erase Mode |
| | 010: Reserved |
| | 011: Read Mode |
| | 100: Reserved |
| | 101: Reserved |
| | 110: Flash memory Erase/Write function Enable Mode |
| | 111: Reserved |
| | These bits are used to select the Flash Memory operation modes. Note that the "Flash |
| | memory Erase/Write function Enable Mode" should first be successfully enabled |
| | before the Erase or Write Flash memory operation is executed. |
| | |
| Bit 3 | FWPEN: Flash memory Erase/Write function enable procedure Trigger |
| | 0: Erase/Write function enable procedure is not triggered or procedure timer times |
| | out |
| | 1: Erase/Write function enable procedure is triggered and procedure timer starts to count |
| | This bit is used to activate the Flash memory Erase/Write function enable procedure |
| | and an internal timer. It is set by the application programs and then cleared by |
| | hardware when the internal timer times out. The correct patterns must be written into |
| | the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as |
| | possible after the FWPEN bit is set high. |
| Bit 2 | FWT: Flash memory write initiate control |
| DR 2 | 0: Do not initiate Flash memory write or indicating that a Flash memory write |
| | process has completed |
| | 1: Initiate Flash memory write process |
| | This bit is set by software and cleared by hardware when the Flash memory write |
| | process has completed. |
| D: 1 | |
| Bit 1 | FRDEN: Flash memory read enable control |
| | 0: Flash memory read disable |
| | 1: Flash memory read enable |
| | This is the Flash memory Read Enable Bit which must be set high before any Flash |
| | memory read operations are carried out. Clearing this bit to zero will inhibit Flash |
| | memory read operations. |
| Bit 0 | FRD: Flash memory read initiate control |
| | 0: Do not initiate Flash memory read or indicating that a Flash memory read process |
| | has completed |
| | 1: Initiate Flash memory read process |
| | This bit is set by software and cleared by hardware when the Flash memory read process |
| | has completed. |
| Note: 1. The | e FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction. |
| | sure that the f_{SUB} clock is stable before executing the erase or write operation. |
| | te that the CPU will be stopped when a read, write or erase operation is successfully |
| | ivated. |
| | sure that the read, erase or write operation is totally complete before executing other |
| | erations. |



FC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: Chip Reset Pattern

When a specific value of "55H" is written into this register, a reset signal will be generated to reset the whole chip.

FC2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|--------|------|
| Name | _ | _ | — | _ | _ | — | FWERTS | CLWB |
| R/W | — | — | — | _ | — | — | R/W | R/W |
| POR | _ | _ | — | _ | _ | — | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1 **FWERTS**: Erase time and Write time selection

0: Erase time is 3.2ms (t_{FER}) / Write time is 2.2ms (t_{FWR})

1: Erase time is 3.7ms (t_{FER}) / Write time is 3.0ms (t_{FWR})

Bit 0

CLWB: Flash memory Write Buffer Clear control

0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed

1: Initiate Write Buffer Clear process

This bit is set by software and cleared by hardware when the Write Buffer Clear process has completed.

• FARL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | FA7 | FA6 | FA5 | FA4 | FA3 | FA2 | FA1 | FA0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **FA7~FA0**: Flash Memory Address bit 7 ~ bit 0

• FARH Register – HT66F2040

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|------|------|-----|-----|
| Name | _ | _ | — | — | FA11 | FA10 | FA9 | FA8 |
| R/W | _ | — | — | — | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | 0 | 0 | 0 | 0 |

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 FA11~FA8: Flash Memory Address bit 11 ~ bit 8

• FARH Register – HT66F2050

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|------|------|------|-----|-----|
| Name | — | — | — | FA12 | FA11 | FA10 | FA9 | FA8 |
| R/W | — | — | _ | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 FA12~FA8: Flash Memory Address bit 12 ~ bit 8



FD0L Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: The first Flash Memory data word bit 7 ~ bit 0

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.

FD0H Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D15~D8: The first Flash Memory data word bit 15 ~ bit 8

Note that when 8-bit data is written into the high byte data register FD0H, the whole 16 bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be incremented by one.

FD1L Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: The second Flash Memory data word bit $7 \sim bit 0$

FD1H Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D15~D8: The second Flash Memory data word bit 15 ~ bit 8

FD2L Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: The third Flash Memory data word bit $7 \sim bit 0$

• FD2H Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D15~D8**: The third Flash Memory data word bit 15 ~ bit 8



FD3L Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: The fourth Flash Memory data word bit 7 ~ bit 0

FD3H Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D15~D8: The fourth Flash Memory data word bit 15 ~ bit 8

Flash Memory Erase/Write Flow

It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the Flash memory contents are correctly updated.


Flash Memory Erase/Write Flow Descriptions

- 1. Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash Memory Erase/Write function is successfully enabled, the CFWEN bit in the FC0 register will automatically be set high by hardware. After this, Erase or Write operations can be executed on the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for details.
- 2. Configure the Flash memory address to select the desired erase page, tag address and then erase this page.

For a page erase operation, set the FARL and FARH registers to specify the start address of the erase page, then write dummy data into the FD0H register to tag address. The current address will be internally incremented by one after each dummy data is written into the FD0H register. When the address reaches the page boundary, 11111b, the address will not be further incremented but stop at the last address of the page. Note that the write operation to the FD0H register is used to tag address, it must be implemented to determine which addresses to be erased.

- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the Flash memory contents and to check if the contents is 0000h or not. If the Flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.
- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the Flash memory contents and check if the written data is correct or not. If the data read from the Flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are complete if no more pages need to be erased or written.





Flash Memory Erase/Write Flow

Note: The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.



Flash Memory Erase/Write Function Enable Procedure


The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the Flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash memory Erase/Write function.

Flash Memory Erase/Write Function Enable Procedure Description

- 1. Write data "110" to the FMOD [2:0] bits in the FC0 register to select the Flash Memory Erase/ Write Function Enable Mode.
- 2 .Set the FWPEN bit in the FC0 register to "1" to activate the Flash Memory Erase/Write Function. This will also activate an internal timer.
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the FWPEN bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the FWPEN bit will automatically be cleared to 0 by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FC0 register can be cleared. There is no need to execute the above procedure.





Flash Memory Erase/Write Function Enable Procedure



Flash Memory Write Procedure

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the Flash memory can be loaded into the write buffer. The selected Flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 32 words, known as a page, whose address is mapped to a specific Flash memory page specified by the memory address bits, FA12~FA5. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, FA12~FA5, specify.

Flash Memory Consecutive Write Description

The maximum amount of write data is 32 words for each write operation. The write buffer address will be automatically incremented by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data word should be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be incremented by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary the address will not be further incremented but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.


- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum written data number is 32 words.
- 6. Set the FWT bit high to write the data words from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.


If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.

8. Clear the CFWEN bit low to disable the Flash memory erase/write function.







Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.



Flash Memory Non-consecutive Write Description

The main difference between Flash Memory Consecutive and Non-Consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash Memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.

- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired address ADDR1 in the FARH and FRARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.


- Setup the desired address ADDR2 in the FARH and FRARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 10. Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.

Go to step 11 if the write operation is successful.

11. Clear the CFWEN bit low to disable the Flash memory erase/write function.





Flash Memory Non-consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.


Important Points to Note for Flash Memory Write Operations

- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3 The whole write buffer data will be written into the Flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. After the data is written into the Flash memory the Flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the Flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then writing the data again into the write buffer. Then activate a write operation on the same Flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the Flash memory is correct.
- 5. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

Flash Memory Read Procedure

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the Flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired Flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the Flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the Flash memory read operation is executed.





Flash Memory Read Procedure

Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease.

2. It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.



Data Memory

The Data Memory is an 8-bit wide RAM internal memory and is the location where temporary information is stored.


Divided into two types, the first of Data Memory is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Structure

The Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide Memory. Each of the Data Memory sectors is generally categorized into two types, the Special Purpose Data Memory and the General Purpose Data Memory.

The address range of the Special Purpose Data Memory for the devices is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH. Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value if using the indirect addressing method.

| Special Purpose Data Memory | General Purpose Data Memory | | | |
|-----------------------------|-----------------------------|--|--|--|
| Located Sectors | Capacity | Sector: Address | | |
| 0, 1 | 512×8 | 0: 80H~FFH 1: 80H~FFH 2: 80H~FFH 3: 80H~FFH | | |



Data Memory Summary

Data Memory Structure



Data Memory Addressing

For the devices that support the extended instructions, there is no Bank Pointer for Data Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 10 valid bits for these devices, the high byte indicates a sector and the low byte indicates a specific address.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programming for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



HT66F2040/HT66F2050 Low Pin Count A/D Flash MCU

Sector 1

Sector 0

| | Sector 0 | Sector 1 |
|------------|--------------|----------|
| 00H | IAR0 | |
| 01H | MP0 | |
| 02H | IAR1 | |
| 03H | MP1L | |
| 04H | MP1H | |
| 05H | ACC | |
| 06H | PCL | |
| 07H | TBLP | |
| 08H | TBLH | |
| 09H | TBHP | |
| 0AH | STATUS | |
| 0BH | IAR2 | |
| 0CH 0DH | MP2L | |
| 0EH | MP2L MP2H | |
| 0EH | RSTFC | |
| 10H | INTEG | |
| 11H | INTCO | |
| 12H | INTC1 | |
| 13H | INTC2 | |
| 14H | PA | |
| 15H | PAC | |
| 16H | PAPU | |
| 17H | PAWU | |
| 18H | LVDC | |
| 19H | SCC | |
| 1AH | WDTC | |
| 1BH | TB0C | |
| 1CH | TB1C | |
| 1DH | HIRCC | |
| 1EH | LVRC | |
| 1FH | EEAL | |
| 20H | EEAH | |
| 21H | EED | |
| 22H | SADOL | |
| 23H | SADOH | |
| 24H | SADC0 | |
| 25H | SADC1 | |
| 26H | SADC2 | |
| 27H | PB | |
| 28H | PBC PBPU | |
| 29H 2AH | PC | |
| 2BH | PCC | |
| 2CH | PCPU | |
| 2DH | СТМСО | |
| 2EH | CTMC1 | |
| 2FH | CTMDL | |
| 30H | CTMDL | |
| 31H | CTMAL | |
| 32H | СТМАН | |
| 33H | CTMRP | |
| 34H | STMC0 | |
| 35H | STMC1 | |
| 36H | STMDL | |
| 37H | STMDH | |
| 38H | STMAL | |
| 39H | STMAH | |
| 3AH | STMRP | |
| 3BH | PTMC0 | |
| 3CH | PTMC1 | |
| 3DH | PTMDL | |
| 3EH | PTMDH | |
| 3FH | PTMAL | |

: Unused, read as 00H

40H PTMAH EEC 41H PTMRPL 42H PTMRPH TLVRC 43H 44H ORMC 45H SIMC0 (SPI mode) SIMC0 (I²C mode) 45H SIMC0 (UART mode) 45H SIMC1 (I²C mode) 46H UUCR1 (UART mode) 46H 47H SIMD (SPI/I²C mode) UTXR_RXR(UART mode) 47H SIMC2 (SPI mode) 48H SIMA (I²C mode) 48H UUCR2 (UART mode) 48H 49H UUCR3 (UART mode) SIMTOC (I²C mode) 4AH UBRG (UART mode) 4AH UUSR (UART mode) 4BH CMP0C 4CH CMP1C 4DH 4EH VBGRC 4FH MFI0 MFI1 50H SLEDC0 51H SLEDC1 52H 53H IFS0 54H IFS1 IFS2 55H USR 56H UCR1 57H UCR2 58H 59H UCR3 BRDH 5AH BRDL 5BH UFCR 5CH TXR_RXR 5DH RxCNT 5EH LVPUC 5FH PAS0 60H PAS1 61H PAS2 62H PAS3 63H PBS0 64H PBS1 65H PBS2 66H PBS3 67H PCS0 68H PSC0R PSC1R 69H 6AH 6BH FC0 6CH FC1 FC2 6DH FARL 6EH 6FH FARH 70H FD0L 71H FD0H FD1L 72H FD1H 73H 74H FD2L FD2H 75H 76H FD3L FD3H 77H RSTC 78H 79H 7AH 7BH 7CH

7EH 7FH

Special Purpose Data Memory Structure

7DH



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section. However, several registers require a separate description in this section.

Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with MP1L/MP1H register pair and IAR2 register together with MP2L/MP2H register pair can access data from any Data Memory sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will result of "00H" and writing to the registers indirectly will result in no operation.

Memory Pointers - MP0, MP1H/MP1L, MP2H/MP2L

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L and MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all data sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all data sectors using the extended instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

Example 1

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 code
org OOh
start:
     mov a,04h
                              ; setup size of block
     mov block, a
     mov a, offset adres1
                              ; Accumulator loaded with first RAM address
                              ; setup memory pointer with first RAM address
     mov mp0,a
loop:
     clr IAR0
                              ; clear the data at address defined by MPO
     inc mp0
                              ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```



Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org OOh
start:
    mov a,04h
                           ; setup size of block
    mov block,a
    mov a,01h
                           ; setup the memory sector
    mov mplh,a
    mov a, offset adres1
                          ; Accumulator loaded with first RAM address
    mov mp11,a
                           ; setup memory pointer with first RAM address
loop:
    clr IAR1
                          ; clear the data at address defined by MP1L
    inc mpll
                           ; increment memory pointer MP1L
    sdz block
                           ; check if last memory location has been cleared
    jmp loop
continue:
    :
```

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.

Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 code
org 00h
start:
    lmov a,[m]
                          ; move [m] data to acc
    lsub a, [m+1]
                          ; compare [m] and [m+1] data
    snz c
                          ; [m]>[m+1]?
    jmp continue
                          ; no
                          ; yes, exchange [m] and [m+1] data
    lmov a,[m]
    mov temp,a
    lmov a,[m+1]
    lmov [m],a
    mov a,temp
    lmov [m+1],a
continue:
    :
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.



Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location; however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. The TBLP and TBHP registers are the table pointer pair and indicates the location where the table data is located. Their value must be setup before any table read instructions are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Option Memory Mapping Register – ORMC

The ORMC register is used to enable Option Memory Mapping function. The Option Memory capacity is 64 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses 00H~3FH will be mapped to Program Memory last page addresses 0C0H~0FFH.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of $4 \times t_{LIRC}$. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | ORMC7 | ORMC6 | ORMC5 | ORMC4 | ORMC3 | ORMC2 | ORMC1 | ORMC0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

ORMC Register

Bit 7~0

ORMC7~ORMC0: Option Memory Mapping specific pattern When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.



Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), SC flag, CZ flag, power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/ logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|----|-----|-----|-----|-----|-----|
| Name | SC | CZ | ТО | PDF | OV | Z | AC | С |
| R/W | R/W | R/W | R | R | R/W | R/W | R/W | R/W |
| POR | х | х | 0 | 0 | х | х | х | х |

STATUS Register

"x": unknown

Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result.

 Bit 6
 CZ: The operational result of different flags for different instructions.

 For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.

 For SBC/ SBCM/ LSBC/ LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation zero flag. For other instructions, the CZ flag will not be affected.



| Bit 5 | TO: Watchdog Time-out flag0: After power up or executing the "CLR WDT" or "HALT" instruction1: A watchdog time-out occurred |
|-------|---|
| Bit 4 | PDF : Power down flag 0: After power up or executing the "CLR WDT" instruction 1: By executing the "HALT" instruction |
| Bit 3 | OV: Overflow flag0: No overflow1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa |
| Bit 2 | Z: Zero flag0: The result of an arithmetic or logical operation is not zero1: The result of an arithmetic or logical operation is zero |
| Bit 1 | AC: Auxiliary flag 0: No auxiliary carry 1: An operation results in a carry out of the low nibbles, in addition, or no borrow from the high nibble into the low nibble in subtraction |
| Bit 0 | C: Carry flag 0: No carry-out 1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation The "C" flag is also affected by a rotate through carry instruction. |
| | |

EEPROM Data Memory

The devices contain an area of internal EEPROM Data Memory. EEPROM is by its nature a nonvolatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 512×8 bits for these devices. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address register pair and a data register in sector 0 and a single control register in sector 1.

EEPROM Registers

Four registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEAL and EEAH, the data register, EED and a single control register, EEC. As the EEAL, EEAH and EED registers are located in sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register, however, being located in sector 1, can only be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pair and Indirect Addressing Register, IAR1 or IAR2. Because the EEC control register is located at address 40H in sector 1, the Memory Pointer low byte register, MP1L or MP2L, must first be set to the value 40H and the Memory Pointer high byte register, MP1H or MP2H, set to the value, 01H, before any operations on the EEC register are executed.



| Register | | Bit | | | | | | | |
|----------|--------|-------|-------|-------|-------|-------|-------|-------|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EEAL | EEAL7 | EEAL6 | EEAL5 | EEAL4 | EEAL3 | EEAL2 | EEAL1 | EEAL0 | |
| EEAH | _ | | _ | _ | _ | _ | _ | EEAH0 | |
| EED | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| EEC | EWERTS | EREN | ER | MODE | WREN | WR | RDEN | RD | |

EEPROM Register List

• EEAL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | EEAL7 | EEAL6 | EEAL5 | EEAL4 | EEAL3 | EEAL2 | EEAL1 | EEAL0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **EEAL7~EEAL0**: Data EEPROM low byte address bit 7 ~ bit 0

• EEAH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---|-------|
| Name | — | — | — | — | — | — | — | EEAH0 |
| R/W | — | — | — | — | — | — | | R/W |
| POR | _ | _ | _ | _ | _ | _ | | 0 |

Bit 7~1 Unimplemented, read as "0"

Bit 0 **EEAH0**: Data EEPROM high byte address bit 0

EED Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: Data EEPROM data bit $7 \sim bit 0$

EEC Register

Bit 7

Bit 6

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|------|-----|------|------|-----|------|-----|
| Name | EWERTS | EREN | ER | MODE | WREN | WR | RDEN | RD |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

EWERTS: Data EEPROM Erase time and Write time selection 0: Erase time is 3.2ms (t_{EEER}) / Write time is 2.2ms (t_{EEWR})

1: Erase time is 3.7ms (t_{EEER}) / Write time is 3.0ms (t_{EEWR})

EREN: Data EEPROM erase enable

- 0: Disable
- 1: Enable

This bit is used to enable Data EEPROM erase function and must be set high before Data EEPROM erase operations are carried out. This bit will be automatically reset to zero by hardware after the erase cycle has finished. Clearing this bit to zero will inhibit data EEPROM erase operations.



| Bit 5 | ER: Data EEPROM erase control 0: Erase cycle has finished |
|--------------------------|---|
| | 1: Activate an erase cycle |
| | This is the Data EEPROM Erase Control Bit. When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by hardware after the erase cycle has finished. Setting this bit high will have no effect if the EREN has not first been set high. |
| Bit4 | - |
| DII4 | MODE: Data EEPROM operation mode selection 0: Byte operation mode 1: Page operation mode |
| | This is the EEPROM operation mode selection bit. When the bit is set high by the application program, the Page write, erase or read function will be selected. Otherwise, the byte write or read function will be selected. The EEPROM page buffer size is 16 bytes. |
| Bit 3 | WREN: Data EEPROM write enable 0: Disable 1: Enable |
| | This is the Data EEPROM Write Enable Bit, which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. Note that the WREN bit will automatically be cleared to zero after the write operation is finished. |
| Bit 2 | WR: Data EEPROM write control 0: Write cycle has finished 1: Activate a write cycle |
| | This is the Data EEPROM Write Control Bit. When this bit is set high by the application program, a write cycle will be activated. This bit will be automatically reset to zero by hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high. |
| Bit 1 | RDEN: Data EEPROM read enable 0: Disable 1: Enable |
| | This is the Data EEPROM Read Enable Bit, which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations. |
| Bit 0 | RD : Data EEPROM read control 0: Read cycle has finished 1: Activate a read cycle |
| | This is the Data EEPROM Read Control Bit. When this bit is set high by the application program, a read cycle will be activated. This bit will be automatically reset to zero by hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high. |
| inst 2. Ens 3. Ens | e EREN, ER, WREN, WR, RDEN and RD cannot be set to "1" at the same time in one ruction. The WR and RD cannot be set to "1" at the same time. Sure that the f_{SUB} clock is stable before executing the erase or write operation. Sure that the erase or write operation is totally complete before changing the contents of EEPROM related registers or activating the IAP function. |



Read Operation from the EEPROM

Reading data from the EEPROM can be implemented by two modes for these devices, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Read Mode

The EEPROM byte read operation can be executed when the mode selection bit, MODE, is cleared to zero. For a byte read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the read cycle terminates, the RD bit will automatically be cleared to zero and the EEPROM data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Page Read Mode

The EEPROM page read operation can be executed when the mode selection bit, MODE, is set high. The page size can be up to 16 bytes for the page read operation. For a page read operation the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the current byte read cycle terminates, the RD bit will automatically be cleared indicating that the EEPROM data can be read from the EED register, and the current address will be incremented by one by hardware. The data which is stored in the next EEPROM address can continuously be read when the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page read operation mode the lower 4-bit address value will automatically be incremented by one. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

Page Erase Operation to the EEPROM

The EEPROM page erase operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page erase. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM erase enable control bit, namely EREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the EREN bit is changed from "0" to "1", the internal page buffer will not be cleared. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page erase operation mode the lower 4-bit address value will automatically be incremented by one after each dummy data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".



For page erase operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers and the dummy data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that the write operation to the EED register is used to tag address, it must be implemented to determine which addresses to be erased. When the page dummy data is completely written, then the EREN bit in the EEC register should be set high to enable erase operations and the ER bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing an erase operation and then set again after a valid erase activation procedure has completed.

As the EEPROM erase cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been erased from the EEPROM. Detecting when the erase cycle has finished can be implemented either by polling the ER bit in the EEC register or by using the EEPROM interrupt. When the erase cycle terminates, the ER bit will be automatically cleared to zero by the microcontroller, informing the user that the page data has been erased. The application program can therefore poll the ER bit to determine when the erase cycle has ended. After the erase operation is finished, the EREN bit will be set low by hardware. The Data EEPROM erased page content will all be zero after a page erase operation.

Write Operation to the EEPROM

Writing data to the EEPROM can be implemented by two modes for these devices, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Write Mode

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte write operations the desired EEPROM address should first be placed in the EEAH and EEAL registers and the data to be written should be placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be set low by hardware. Note that a byte erase operation will automatically be executed before a byte write operation is successfully activated.



Page Write Mode

Before a page write operation is executed, it is important to ensure that a relevant page erase operation has been successfully executed. The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page write. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer will not be cleared. A page write is initiated in the same way as a byte write initiation except that the EEPROM data can be written up to 16 bytes. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page write operation mode the lower 4-bit address value will automatically be incremented by one after each data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over". At this point any data write operations to the EED register will be invalid.

For page write operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers and the data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that when a data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the WREN bit in the EEC register should be set high to enable write operations and the WR bit must be immediately set high to initiate the EEPROM write process. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be set low by hardware.

Write Protection

Protection against inadvertent write operation is provided in several ways. After these devices are powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.



EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM erase or write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM erase or write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupts are enabled and the stack is not full, a jump to the associated Multi-function Interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the devices should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

Programming Examples

Reading a Data Byte from the EEPROM – polling method

| MOV A, 040H | ; setup memory pointer low byte MP1L |
|-----------------------|--|
| MOV MP1L, A | ; MP1 points to EEC register |
| MOV A, 01H | ; setup memory pointer high byte MP1H |
| MOV MP1H, A | |
| CLR IAR1.4 | ; clear MODE bit, select byte operation mode |
| MOV A, EEPROM_ADRES_H | ; user defined high byte address |
| MOV EEAH, A | |
| MOV A, EEPROM_ADRES_L | ; user defined low byte address |
| MOV EEAL, A | |
| SET IAR1.1 | ; set RDEN bit, enable read operations |
| SET IAR1.0 | ; start Read Cycle - set RD bit |
| BACK: | |
| SZ IAR1.0 | ; check for read cycle end |
| JMP BACK | |
| CLR IAR1 | ; disable EEPROM read function |
| CLR MP1H | |
| MOV A, EED | ; move read data to register |
| MOV READ_DATA, A | |
| — | |

Reading a Data Page from the EEPROM – polling method

| MOV A, 040H | ; setup memory pointer low byte MP1L |
|-------------|--|
| MOV MP1L, A | ; MP1 points to EEC register |
| MOV A, 01H | ; setup memory pointer high byte MP1H |
| MOV MP1H, A | |
| SET IAR1.4 | ; set MODE bit, select page operation mode |
| | |



MOV A, EEPROM ADRES H ; user defined high byte address MOV EEAH, A MOV A, EEPROM ADRES L ; user defined low byte address MOV EEAL, A SET IAR1.1 ; set RDEN bit, enable read operations ; ~~~~ The data length can be up to 16 bytes (Start) ~~~~ CALL READ CALL READ : : JMP PAGE READ FINISH ; ~~~~ The data length can be up to 16 bytes (End) ~~~~ READ: SET IAR1.0 ; start Read Cycle - set RD bit BACK: SZ IAR1.0 ; check for read cycle end JMP BACK MOV A, EED ; move read data to register MOV READ DATA, A RET : PAGE READ FINISH: CLR IAR1 ; disable EEPROM read function CLR MP1H Erasing a Data Page to the EEPROM - polling method MOV A, 040H ; setup memory pointer low byte MP1L MOV MP1L, A ; MP1 points to EEC register MOV A, 01H ; setup memory pointer high byte MP1H MOV MP1H, A SET IAR1.4 ; set MODE bit, select page operation mode MOV A, EEPROM ADRES H ; user defined high byte address MOV EEAH, A MOV A, EEPROM ADRES L ; user defined low byte address

```
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
:
JMP Erase START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM DATA
                       ; user defined data, erase mode don't care data value
MOV EED, A
RET
:
Erase START:
CLR EMI
SET IAR1.6
                       ; set EREN bit, enable erase operations
SET IAR1.5
                       ; start Erase Cycle - set ER bit - executed immediately
                        ; after setting EREN bit
SET EMI
BACK:
SZ IAR1.5
                      ; check for erase cycle end
JMP BACK
CLR MP1H
```



Writing a Data Byte to the EEPROM – polling method

| MOV A, 040H | ; setup memory pointer low byte MP1L ; MP1 points to EEC register |
|--------------------------------------|--|
| | ; MP1 points to EEC register |
| MOV A, 01H | ; setup memory pointer high byte MP1H |
| MOV MP1H, A | NOR hit alast beta anatia and |
| | ; clear MODE bit, select byte operation mode |
| | ; user defined high byte address |
| MOV EEAH, A | defined levels address |
| MOV A, EEPROM_ADRES_L MOV EEAL, A | ; user defined low byte address |
| MOV A, EEPROM DATA | · user defined data |
| MOV A, EEROM_DAIA MOV EED, A | , user definied data |
| CLR EMI | |
| | ; set WREN bit, enable write operations |
| | ; start Write Cycle - set WR bit - executed immediately |
| | ; after setting WREN bit |
| SET EMI | , after betering main bit |
| BACK: | |
| | ; check for write cycle end |
| JMP BACK | , 0.000.101 |
| CLR MP1H | |
| | |
| Writing a Data Page to the I | EEPROM – polling method |
| MOV A, 040H | ; setup memory pointer low byte MP1L |
| MOV MP1L, A | ; MP1 points to EEC register |
| MOV A, 01H | ; setup memory pointer high byte MP1H |
| MOV MP1H, A | |
| | ; set MODE bit, select page operation mode |
| MOV A, EEPROM_ADRES_H | ; user defined high byte address |
| MOV EEAH, A | |
| | ; user defined low byte address |
| MOV EEAL, A | |
| | be up to 16 bytes (Start) ~~~~ |
| CALL WRITE_BUF | |
| CALL WRITE_BUF | |
| • | |
| • JMP WRITE START | |
| — | be up to 16 bytes (End) ~~~~ |
| WRITE BUF: | be up to to bytes (mid) |
| MOV A, EEPROM DATA | : user defined data |
| MOV EED, A | |
| RET | |
| : | |
| WRITE START: | |
| CLR EMI | |
| SET IAR1.3 | ; set WREN bit, enable write operations |
| SET IAR1.2 | ; start Write Cycle - set WR bit - executed immediately |
| | ; after setting WREN bit |
| SET EMI | - |
| BACK: | |
| SZ IAR1.2 | ; check for write cycle end |
| JMP BACK | |
| CLR MP1H | |



Oscillators

Various oscillator types offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through the relevant control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the devices have the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.


| Туре | Name | Frequency |
|------------------------|------|-----------|
| Internal High Speed RC | HIRC | 8MHz |
| Internal Low Speed RC | LIRC | 32kHz |

| Oscil | lator | Types |
|-------|-------|-------|
|-------|-------|-------|

System Clock Configurations

There are two oscillator sources, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC.

The frequency of the slow speed or high speed system clock is also determined using the CKS2~ CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators.





Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Internal 32kHz Oscillator – LIRC

The Internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at full voltage range, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.


Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa lower speed clocks reduce current consumption. As Holtek has provided the devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The devices have many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency, f_{H} , or low frequency, f_{SUB} , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from HIRC oscillator. The low speed system clock source can be sourced from the internal clock f_{SUB} . If f_{SUB} is selected, then it can be sourced by LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{H}/2~f_{H}/64$.



Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillation can be stopped to conserve the power or continue to oscillate to provide the clock source, $f_{H} \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

| Operation Mode | CPU | Register Setting | | | fsys | fн | fsug | f _{LIRC} |
|-------------------|-----|------------------------|--------|-----------|------------------------------------|-----------------------|------|-------------------|
| | | FHIDEN | FSIDEN | CKS2~CKS0 | ISYS | тн | ISUB | ILIRC |
| FAST | On | Х | х | 000~110 | f _H ~f _H /64 | On | On | On |
| SLOW | On | х | х | 111 | f _{sub} | On/Off ⁽¹⁾ | On | On |
| IDLE0 | Off | 0 | 1 | 000~110 | Off | Off | On | On |
| IDLEU | | | | 111 | On | | | |
| IDLE1 | Off | 1 | 1 | XXX | On | On | On | On |
| IDLE2 | 0# | Off 1 0 000~110 111 | On | 0.5 | Off | 0.7 | | |
| | UI | | 0 | 111 | Off | On | OII | On |



| Operation Mode | CPU | F | Register Se | tting | | | £ | 4 |
|-------------------|-----|--------|-------------|-----------|------|-----|------|-----------------------|
| | CFU | FHIDEN | FSIDEN | CKS2~CKS0 | Tsys | Тн | TSUB | TLIRC |
| SLEEP | Off | 0 | 0 | XXX | Off | Off | Off | On/Off ⁽²⁾ |
| | | | | | | | | 1 1/ |

[&]quot;x": don't care

Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f_{LIRC} clock can be on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source will come from HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped and both the high and low speed oscillators will be switched off. However the f_{LIRC} clock will continue to operate if the WDT function is enabled by the WDTC register.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU and low speed oscillator will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.



Control Registers

The registers, SCC and HIRCC, are used to control the system clock and the corresponding oscillator configurations.

| Register | | Bit | | | | | | | | | |
|----------|------|------|------|---|---|---|--------|--------|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| SCC | CKS2 | CKS1 | CKS0 | _ | _ | _ | FHIDEN | FSIDEN | | | |
| HIRCC | _ | — | _ | — | — | _ | HIRCF | HIRCEN | | | |

System Operating Mode Control Register List

SCC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|---|---|---|--------|--------|
| Name | CKS2 | CKS1 | CKS0 | _ | _ | | FHIDEN | FSIDEN |
| R/W | R/W | R/W | R/W | _ | — | — | R/W | R/W |
| POR | 0 | 0 | 0 | — | — | — | 0 | 0 |

Bit 7~5 CKS2~CKS0: System clock selection

| 000: | $f_{\rm H}$ |
|------|------------------|
| 001: | $f_{\rm H}/2$ |
| 010: | $f_{\rm H}/4$ |
| 011: | $f_{\rm H}/8$ |
| 100: | $f_{\rm H}\!/16$ |
| 101: | $f_{\rm H}/32$ |
| 110: | $f_{\rm H}/64$ |

110. In/0-111: f_{SUB}

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

- 0: Disable
- 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

- 0: Disable
- 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time = $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$

where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and t_{SYS} indicates the current system clock period.



HIRCC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-------|--------|
| Name | — | — | — | — | — | — | HIRCF | HIRCEN |
| R/W | — | — | — | — | — | — | R | R/W |
| POR | — | — | — | — | — | — | 0 | 1 |

Bit 7~2 Unimplemented, read as "0"

Bit 1 **HIRCF**: HIRC oscillator stable flag

0: HIRC unstable

1: HIRC stable


This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator or the HIRC frequency selection is changed by the application program, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 **HIRCEN**: HIRC oscillator enable control 0: Disable 1: Enable

Operating Mode Switching

The devices can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.






FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.




SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ f_{H} /64.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.





Entering the SLEEP Mode

There is only one way for the devices to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE0 Mode

There is only one way for the devices to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.



Entering the IDLE1 Mode

There is only one way for the devices to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE2 Mode

There is only one way for the devices to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the devices which have different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE 2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.



Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external pin reset
- An external falling edge on Port A (except the PA2 pin)
- A system interrupt
- A WDT overflow

If the system is woken up by an external $\overline{\text{RES}}$ pin reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the instruction following the "HALT" instruction, the program will resume execution at the instruction following the "HALT" instruction, the related interrupt is disabled or the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal RC oscillator, f_{LIRC} . The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable and software reset MCU operation. This register controls the overall operation of the Watchdog Timer.

WDTC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | WE4 | WE3 | WE2 | WE1 | WE0 | WS2 | WS1 | WS0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |

Bit 7~3 WE4~WE0: WDT function enable control

10101: Disable 01010: Enable

Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time, t_{SRESET} , and the WRF bit in the RSTFC register will be set to 1.

Bit 2~0 WS2~WS0: WDT time-out period selection

| 000: $2^8/f_{LIRC}$ |
|-----------------------------|
| $001{:}\ 2^{10}\!/f_{LIRC}$ |
| 010: $2^{12}/f_{LIRC}$ |
| $011: 2^{14}/f_{LIRC}$ |
| $100: 2^{15}/f_{LIRC}$ |
| $101: 2^{16}/f_{LIRC}$ |
| 110: $2^{17}/f_{LIRC}$ |
| $111:2^{18}\!/f_{LIRC}$ |

These three bits determine the division ratio of the watchdog timer source clock, which in turn determines the time-out period.



RSTFC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--|--|-------------|---------------|--------------|---------|------|-----|-------------------------|--|--|
| Name | _ | — | — | — | RSTF | LVRF | LRF | WRF | | |
| R/W | _ | — | _ | — | R/W | R/W | R/W | R/W | | |
| POR | _ | 0 x 0 0 | | | | | | | | |
| "x": unknown Bit 7~4 Unimplemented, read as "0" | | | | | | | | | | |
| Bit 3 | 3 RSTF : Reset control register software reset flag Described elsewhere. | | | | | | | | | |
| Bit 2 | LVRF: LVR function reset flag Described elsewhere. | | | | | | | | | |
| Bit 1 | | VR control | C | tware reset | flag | | | | | |
| Bit 0 | | occurred | l register so | oftware rese | et flag | | | | | |
| | | ion prograi | • | | - | | | ared by the application | | |

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable/disable function, there are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer. The WDT function will be enabled when the WE4~WE0 bits are set to a value of 01010B while the WDT function will be disabled if the WE4~WE0 bits are equal to 10101B. If the WE4~WE0 bits are set to any other values rather than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.

| WE4~WE0 Bits | WDT Function | | | | |
|-----------------|--------------|--|--|--|--|
| 10101B | Disable | | | | |
| 01010B | Enable | | | | |
| Any other value | Reset MCU | | | | |


| Watchdog | Timer | Function | Control |
|----------|-------|----------|---------|
|----------|-------|----------|---------|

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Four methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 field, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction. The last is an external hardware reset, which means a low level on the external reset pin if the external reset pin is selected by the RSTC register.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT contents.



The maximum time out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 second for the 2^{18} division ratio and a minimum timeout of 8ms for the 2^{8} division ratio.



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the devices can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the microcontroller is already running, the $\overline{\text{RES}}$ line is forcefully pulled low. In such a case, known as a normal operation reset, some of the microcontroller registers remain unchanged allowing the microcontroller to preceed with normal operation after the reset line is allowed to return high.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the $\overline{\text{RES}}$ reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.


Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring both internally and externally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.






Note: t_{RSTD} is power-on delay specified in System Start Up Time Characteristics. Power-On Reset Timing Chart

RES Pin Reset

The external reset pin is a dedicated pin of which a high to low transition will reset the microcontroller. As the reset pin is shared with I/O pins, the reset function must be selected using the control register, RSTC. Although the microcontroller has an internal RC reset function, if the V_{DD} power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the RES line reaches a certain voltage value, the reset delay time, t_{RSTD} , is invoked to provide an extea delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Time.

For most applications a resistor connected between VDD and the $\overline{\text{RES}}$ line and a capacitor connected betweeb VSS and the $\overline{\text{RES}}$ pin will provide a suitable external reset circuit. Any wiring connected to the $\overline{\text{RES}}$ pin should be kept as short as possible to minimise any stray noise interference.

For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.




Note: "*" It is recommended that this component is added for added ESD protection.

"**" It is recommended that this component is added in environments where power line noise is significant.

External RES Circuit

Pulling the $\overline{\text{RES}}$ pin low using external hardware will also execute a device reset. In this case, as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point.





Note: t_{RSTD} is power-on delay specified in System Start Up Time Characteristics. **RES Reset Timing Chart**

There is an internal reset control register, RSTC, which is used to select the external $\overline{\text{RES}}$ pin function and provide a reset when the device operates abnormally due to the environmental noise interference. If the content of the RSTC register is set to any value other than 01010101B or 10101010B, it will reset the device after a delay time, t_{SRESET}. After power on the register will have a value of 01010101B.

| RSTC7~RSTC0 Bits | Reset Function |
|------------------|---------------------------------------|
| 01010101B | I/O pin or other pin-shared functions |
| 10101010B | RES pin |
| Any other value | Reset MCU |

Internal Reset Function Control

RSTC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | RSTC7 | RSTC6 | RSTC5 | RSTC4 | RSTC3 | RSTC2 | RSTC1 | RSTC0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

Bit 7~0 RSTC7~RSTC0: Reset function control

01010101: I/O pin or other pin-shared functions, PA2OEN=1 10101010: RES pin, PA2OEN=0

Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time, t_{SRESET} , and the RSTF bit in the RSTFC register will be set to 1.

All resets will reset this register to POR value except the WDT time <u>out</u> hardware warm reset. Note that if the register is set to 10101010 to select the RES pin, this configuration has higher priority than other related pin-shared controls.

RSTFC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|------|------|-----|-----|
| Name | — | _ | — | — | RSTF | LVRF | LRF | WRF |
| R/W | _ | — | — | — | R/W | R/W | R/W | R/W |
| POR | — | — | — | — | 0 | х | 0 | 0 |

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 **RSTF**: Reset control register software reset flag

- 0: Not occurred
- 1: Occurred

This bit is set to 1 by the RSTC control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.


Bit 2 LVRF: LVR function reset flag Described elsewhere.



- Bit 1 **LRF**: LVR control register software reset flag Described elsewhere.
- Bit 0 WRF: WDT control register software reset flag Described elsewhere.

Low Voltage Reset – LVR

The microcontrollers contain a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level. The LVR function can be enabled or disabled by the LVRC control register. If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVD/LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual t_{LVR} value can be selected by the TLVR1~TLVR0 bits in the TLVRC register. The actual V_{LVR} value can be selected by the LVS7~LVS0 bits in the LVRC register. If the LVS7~LVS0 bits have any other value, which may perhaps occur due to adverse environmental conditions such as noise, the LVR will reset the device after a delay time, t_{SRESET} . When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.



Note: t_{RSTD} is power-on delay specified in System Start Up Time Characteristics. Low Voltage Reset Timing Chart

Low Voltage Reset Registers

The LVRC and TLVRC registers are used to control the Low Voltage Reset function.

| Register | | Bit | | | | | | | |
|----------|------|------|------|------|------|------|-------|-------|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| LVRC | LVS7 | LVS6 | LVS5 | LVS4 | LVS3 | LVS2 | LVS1 | LVS0 | |
| TLVRC | — | — | — | — | — | — | TLVR1 | TLVR0 | |

Low Voltage Reset Register List

LVRC Register

Bit 7~0

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|------|
| Name | LVS7 | LVS6 | LVS5 | LVS4 | LVS3 | LVS2 | LVS1 | LVS0 |
| R/W |
| POR | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |

LVS7~LVS0: LVR voltage select 01100110: 1.7V 01010101: 1.9V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V 11110000: LVR disable Other values: Generates a MCU reset – register is reset to POR value When an actual low voltage condition occurs, as specified by one of the five defined LVR voltage value above, an MCU reset will generated. The reset operation will be activated after the low voltage condition keeps more than a t_{LVR} time. The actual t_{LVR} value can be selected by the TLVR1~TLVR0 bits in the TLVRC register. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than 11110000B and the five defined register values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET}. However in this situation the register contents will be reset to the POR value.

TLVRC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-------|-------|
| Name | — | — | — | — | — | — | TLVR1 | TLVR0 |
| R/W | _ | — | — | — | _ | — | R/W | R/W |
| POR | — | _ | — | — | — | — | 0 | 1 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TLVR1 ~ TLVR0: Minimum low voltage width to reset time, t_{LVR}, selection

00: (7~8)×t_{LIRC} 01: (31~32)×t_{LIRC} 10: (63~64)×t_{LIRC}

11: (127~128)×t_{LIRC}

RSTFC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|------|------|-----|-----|
| Name | _ | _ | — | — | RSTF | LVRF | LRF | WRF |
| R/W | _ | — | — | — | R/W | R/W | R/W | R/W |
| POR | _ | _ | — | — | 0 | х | 0 | 0 |

"x": unknown

Bit 7~4 Unimplemented, read as "0"

- Bit 3 **RSTF**: Reset control register software reset flag Described elsewhere.
- Bit 2 LVRF: LVR function reset flag 0: Not occurred
 - 1: Occurred
 - ia hit is set to

This bit is set to 1 when a specific low voltage reset condition occurs. Note that this bit can only be cleared to 0 by the application program.

Bit 1 LRF: LVR control register software reset flag

 Not occurred
 Occurred
 This bit is set to 1 by the LVRC control register contains any undefined LVR voltage register values. This in effect acts like a software-reset function. Note that this bit can only be cleared to 0 by the application program.

 Bit 0 WRF: WDT control register software reset flag

 Described elsewhere.




IAP Reset

When a specific value of "55H" is written into the FC1 register, a reset signal will be generated to reset the whole device. Refer to the IAP section for more associated details.

Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operation is the same as the hardware Low Voltage Reset except that the Watchdog time-out flag TO will be set to "1".



Note: $t_{\mbox{\tiny RSTD}}$ is power-on delay specified in System Start Up Time Characteristics. WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

| то | PDF | RESET Conditions |
|----|-----|--|
| 0 | 0 | Power-on reset |
| u | u | RES or LVR reset during FAST or SLOW Mode operation |
| 1 | u | WDT time-out reset during FAST or SLOW Mode operation |
| 1 | 1 | WDT time-out reset during IDLE or SLEEP Mode operation |

"u": unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

| Item | Condition After RESET | | | | |
|--------------------|--|--|--|--|--|
| Program Counter | Reset to zero | | | | |
| Interrupts | All interrupts will be disabled | | | | |
| WDT, Time Bases | Clear after reset, WDT begins counting | | | | |
| Timer Modules | Timer Modules will be turned off | | | | |
| Input/Output Ports | I/O ports will be setup as inputs | | | | |
| Stack Pointer | Stack Pointer will point to the top of the stack | | | | |



The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects the microcontroller internal registers.

| | Power On | RES Reset | RES Reset | WDT Time-out | WDT Time-out |
|------------------|-----------|-----------|-----------|--------------------|------------------------|
| Register | Reset | | | (Normal Operation) | |
| IAR0 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP0 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| IAR1 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP1L | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP1H | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| ACC | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| PCL | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 |
| TBLP | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| TBLH | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| TBHP (HT66F2040) | x x x x | uuuu | uuuu | uuuu | uuuu |
| TBHP (HT66F2050) | x xxxx | u uuuu | u uuuu | u uuuu | u uuuu |
| STATUS | xx00 xxxx | uuuu uuuu | uu01 uuuu | uu1u uuuu | uu11 uuuu |
| IAR2 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP2L | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP2H | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| RSTFC | 0x00 | uuuu | uuuu | uuuu | uuuu |
| INTEG | 0000 | 0000 | 0000 | 0000 | uuuu |
| INTC0 | -000 0000 | -000 0000 | -000 0000 | -000 0000 | -uuu uuuu |
| INTC1 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| INTC2 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PA | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | uuuu uuuu |
| PAC | 1111 1-11 | 1111 1-11 | 1111 1-11 | 1111 1-11 | uuuu u-uu |
| PAPU | 0000 0-00 | 0000 0-00 | 0000 0-00 | 0000 0-00 | uuuu u-uu |
| PAWU | 0000 0-00 | 0000 0-00 | 0000 0-00 | 0000 0-00 | uuuu u-uu |
| LVDC | 00 -000 | 00-000 | 00 -000 | 00-000 | uu -uuu |
| SCC | 00000 | 00000 | 00000 | 00000 | uuuuu |
| WDTC | 0101 0011 | 0101 0011 | 0101 0011 | 0101 0011 | uuuu uuuu |
| TB0C | 0000 | 0000 | 0000 | 0000 | uuuu |
| TB1C | 0000 | 0000 | 0000 | 0000 | uuuu |
| HIRCC | 01 | 0 1 | 01 | 0 1 | u u |
| LVRC | 0110 0110 | 0110 0110 | 0110 0110 | 0110 0110 | uuuu uuuu |
| EEAL | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| EEAH | 0 | 0 | 0 | 0 | u |
| EED | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SADOL | × × × × | × × × × | × × × × | × × × × | uuuu (ADRFS=0) |
| SADOL | XXXX | X X X X | XXXX | X X X X | uuuu uuuu (ADRFS=1) |
| SADOH | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuuu (ADRFS=0) |
| | | | | | uuuu (ADRFS=1) |
| SADC0 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SADC1 | 0000 -000 | 0000 -000 | 0000 -000 | 0000 -000 | uuuu -uuu |



| Register | Power On | RES Reset | RES Reset | WDT Time-out | WDT Time-out |
|------------------|-----------|--------------------|---------------------|------------------------|------------------------|
| SADC2 | Reset | (Normal Operation) | . , | (Normal Operation) | (IDLE/SLEEP) |
| PB | | 1111 1111 | 0-00 0000 | 0-00 0000 | u-uu uuuu |
| PBC | 1111 1111 | 1111 1111 | | | uuuu uuuu uuuu uuuu |
| PBPU | 0000 0000 | 0000 0000 | 1111 1111 0000 0000 | 1111 1111 0000 0000 | |
| PC | 11 | 1 1 | 11 | 1 1 | uuuu uuuu uu |
| PCC | 11 | 11 | 11 | 11 | |
| PCPU | 00 | 00 | 00 | 00 | u u u u |
| | 0000 0 | | | | |
| | | 0000 0 | 0000 0 | 0000 0 | uuuu u |
| | 0000 0000 | | 0000 0000 | 0000 0000 | <u>uuuu uuuu</u> |
| | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | <u>uuuu uuuu</u> |
| | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | <u>uuuu uuuu</u> |
| CTMAL | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | |
| СТМАН | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| CTMRP | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| STMC0 | 0000 0 | 0000 0 | 0000 0 | 0000 0 | uuuu u |
| STMC1 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| STMDL | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| STMDH | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| STMAL | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| STMAH | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| STMRP | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PTMC0 | 0000 0 | 0000 0 | 0000 0 | 0000 0 | uuuu u |
| PTMC1 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PTMDL | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PTMDH | 00 | 00 | 00 | 00 | u u |
| PTMAL | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PTMAH | 00 | 00 | 00 | 00 | u u |
| PTMRPL | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PTMRPH | 00 | 00 | 00 | 00 | u u |
| TLVRC | 01 | 01 | 01 | 01 | u u |
| ORMC | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 |
| SIMC0 | 1110 0000 | 1110 0000 | 1110 0000 | 1110 0000 | uuuu uuuu |
| SIMC1 (UMD=0) | 1000 0001 | 1000 0001 | 1000 0001 | 1000 0001 | uuuu uuuu |
| UUCR1* (UMD=1) | 0000 00x0 | 0000 00x0 | 0000 00x0 | 0000 00x0 | uuuu uuuu |
| SIMD/UTXR_RXR | XXXX XXXX | XXXX XXXX | XXXX XXXX | XXXX XXXX | uuuu uuuu |
| SIMA/SIMC2/UUCR2 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| UUCR3 | 0 | 0 | 0 | 0 | u |
| SIMTOC (UMD=0) | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| UBRG*(UMD=1) | xxxx xxxx | XXXX XXXX | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| UUSR | 0000 1011 | 0000 1011 | 0000 1011 | 0000 1011 | uuuu uuuu |
| CMP0C | -0001 | -0001 | -0001 | -0001 | -uuuu |
| CMP1C | -0001 | -0001 | -0001 | -0001 | -uuuu |
| VBGRC | 0 | 0 | 0 | 0 | u |
| MFI0 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MFI1 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SLEDC0 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SLEDC1 | 00 | 00 | 00 | 00 | u u |



HT66F2040/HT66F2050 Low Pin Count A/D Flash MCU

| Power On | RES Reset | RES Reset | WDT Time-out | WDT Time-out |
|-----------|---|---|--|--|
| Reset | (Normal Operation) | (IDLE/SLEEP) | (Normal Operation) | (IDLE/SLEEP) |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 00 0000 | 00 0000 | 00 0000 | 00 0000 | uu uuuu |
| 0000 1011 | 0000 1011 | 0000 1011 | 0000 1011 | uuuu uuuu |
| 0000 00x0 | 0000 00x0 | 0000 00x0 | 0000 00x0 | uuuu uuuu |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 0 | 0 | 0 | 0 | u |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 00 0000 | 00 0000 | 00 0000 | 00 0000 | uu uuuu |
| xxxx xxxx | x x x x x x x x x | xxxx xxxx | x x x x x x x x x | uuuu uuuu |
| 000 | 000 | 000 | 000 | u u u |
| 0 | 0 | 0 | 0 | u |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| -000 -000 | -000 -000 | -000 -000 | -000 -000 | -uuu -uuu |
| 00 | 00 | 00 | 00 | u u |
| 00 | 00 | 00 | 00 | u u |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 00 | 00 | 00 | 00 | u u |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 0000 | 0000 | 0000 | 0000 | uuuu |
| 0 0000 | 0 0000 | 0 0000 | 0 0000 | u uuuu |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 0000 0000 | 0000 0000 | | | uuuu uuuu |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |
| | | | | |
| | 0000 0000 | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | Reset 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 1-000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 -000 0000 0000 0000 0000 -000 -0000 -000 0000 | Reset(Normal Operation)0000 00000000 00000000 00000000 00000000 10110000 10110000 0000 | Reset(Normal Operation)(IDLE/SLEEP)0000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 10110000 0000000 00000000 00000000 00000000 0000000 00000000 00000000 00000000 0000000 00000000 00000000 00000000 0000000 00000000 00000000 00000000 0000000 00000000 00000000 00000000 0000000 00000000 00000000 00000000 0000000 00000000 00000000 00000000 0000000 00000000 | Reset(Normal Operation)(IDLE/SLEEP)(Normal Operation)0000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000000 000000 000000 000000 0000000 0000000 0000000 00000000 00000000 0000000 0000000 000000 000000 00000000 -0000-000 -000-000 -000-000 -000000 -000-000 -000-000 -000-000 -000-000 -000000 -000-000 -000-000 -000-000 -000-000 -000000 -000-000 -000-000 -000-000 -000-000 -000000 -000-000 -000-000 -000-000 -000-000 -000000 -000-000 -000-000 -000-000 -000-000 -0000000 -000-000 -000-000 -000-000 -000-000 -0000000 -000-000 -000-000 -000-000 -000-000 -0000000 -000-0000 -000-000 -000< |

Note: "u" stands for unchanged

"x" stands for "unknown"

"-" stands for unimplemented



"-": Unimplemented, read as "0"

Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The devices provide bidirectional input/output lines. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

| Register | | | | В | it | | | |
|----------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PA | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| PAC | PAC7 | PAC6 | PAC5 | PAC4 | PAC3 | — | PAC1 | PAC0 |
| PAPU | PAPU7 | PAPU6 | PAPU5 | PAPU4 | PAPU3 | — | PAPU1 | PAPU0 |
| PAWU | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | _ | PAWU1 | PAWU0 |
| PB | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| PBC | PBC7 | PBC6 | PBC5 | PBC4 | PBC3 | PBC2 | PBC1 | PBC0 |
| PBPU | PBPU7 | PBPU6 | PBPU5 | PBPU4 | PBPU3 | PBPU2 | PBPU1 | PBPU0 |
| PC | _ | — | — | — | — | — | PC1 | PC0 |
| PCC | _ | | _ | | _ | _ | PCC1 | PCC0 |
| PCPU | | | — | — | | _ | PCPU1 | PCPU0 |

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers and are implemented using weak PMOS transistors. These pull-high resistors are selected using the LVPUC and PxPU registers, and are implemented using weak PMOS transistors. The PxPU register is used to determine whether the pull-high function is enabled or not while the LVPUC register is used to select the pull-high resistors value for low voltage power supply applications.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as an digital input or NMOS output. Otherwise, the pullhigh resistors cannot be enabled.

PxPU Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PxPU7 | PxPU6 | PxPU5 | PxPU4 | PxPU3 | PxPU2 | PxPU1 | PxPU0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

PxPUn: I/O Port x Pin pull-high function control

^{0:} Disable

^{1:} Enable



The PxPUn bit is used to control the pin pull-high function. Here the "x" is the Port name which can be A, B or C. However, the actual available bits for each I/O Port may be different. Note: The PA2 pin is without pull-high function.

LVPUC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---|------|
| Name | — | — | — | — | — | _ | — | LVPU |
| R/W | — | — | — | — | _ | _ | — | R/W |
| POR | — | — | — | — | _ | _ | — | 0 |

Bit 7~1 Unimplemented, read as "0"

Bit 0 LVPU: Pull-high resistor selection when low voltage power supply

0: All pin pull-high resistors are $60k\Omega$ @ 3V

1: All pin pull-high resistors are $15k\Omega @ 3V$

This bit is used to select the pull-high resistor value for low voltage power supply applications. The LVPU bit is only available when the corresponding pin pull-high function is enabled by setting the relevant pull-high control bit high. This bit will have no effect when the pull-high function is disabled.

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | PAWU2 | PAWU1 | PAWU0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

PAWU Register

Bit 7~0 PAWU7~PAWU0: Port A pin Wake-up function control

1: Enable

Note: The PA2 pin is without wake-up function.

I/O Port Control Registers

Each Port has its own control register which controls the input/output configuration. With this control register, each I/O pin with or without pull-high resistors can be reconfigured dynamically under software control. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register.

However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

^{0:} Disable



PxC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|------|
| Name | PxC7 | PxC6 | PxC5 | PxC4 | PxC3 | PxC2 | PxC1 | PxC0 |
| R/W |
| POR | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" is the Port name which can be A, B or C. However, the actual available bits for each I/O Port may be different.

I/O Port Source Current Control

The devices support different output source current driving capability for each I/O port. With the selection register, SLEDCn, specific I/O port can support four levels of the source current driving capability. These source current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output source current for different applications.

| Register | ster Bit | | | | | | | |
|----------|----------|---------|---------|---------|---------|---------|---------|---------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SLEDC0 | SLEDC07 | SLEDC06 | SLEDC05 | SLEDC04 | SLEDC03 | SLEDC02 | SLEDC01 | SLEDC00 |
| SLEDC1 | — | — | — | — | | — | SLEDC11 | SLEDC10 |

I/O Port Source Current Control Register List

SLEDC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---------|---------|---------|---------|---------|---------|---------|
| Name | SLEDC07 | SLEDC06 | SLEDC05 | SLEDC04 | SLEDC03 | SLEDC02 | SLEDC01 | SLEDC00 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 SLEDC07~SLEDC06: PB7~PB4 source current selection

- 00: Source current=Level 0 (min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (max.)
- Bit 5~4 SLEDC05~SLEDC04: PB3~PB0 source current selection
 - 00: Source current=Level 0 (min.)
 - 01: Source current=Level 1
 - 10: Source current=Level 2
 - 11: Source current=Level 3 (max.)
- Bit 3~2 SLEDC03~SLEDC02: PA7~PA4 source current selection
 - 00: Source current=Level 0 (min.)
 - 01: Source current=Level 1
 - 10: Source current=Level 2
 - 11: Source current=Level 3 (max.)

Bit 1~0 SLEDC01~SLEDC00: PA3~PA0 source current selection

- 00: Source current=Level 0 (min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (max.)



SLEDC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---------|---------|
| Name | _ | _ | _ | _ | _ | _ | SLEDC11 | SLEDC10 |
| R/W | — | — | — | _ | — | — | R/W | R/W |
| POR | — | _ | | _ | _ | | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 SLEDC11~SLEDC10: PC1~PC0 source current selection

00: Source current=Level 0 (min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (max.)

Pin-shared Functions

The flexibility of the microcontrollers range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The devices include Port "x" output function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFSi, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCK, xTPI, etc., which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.



| Register | | Bit | | | | | | | | | | | |
|----------|------------|------------|------------|------------|---------|---------|---------|---------|--|--|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| PAS0 | | PAS06 | PAS05 | PAS04 | | PAS02 | PAS01 | PAS00 | | | | | |
| PAS1 | | PAS16 | PAS15 | PAS14 | _ | PAS12 | PAS11 | PAS10 | | | | | |
| PAS2 | | PAS26 | PAS25 | PAS24 | | PAS22 | PAS21 | PAS20 | | | | | |
| PAS3 | | PAS36 | PAS35 | PAS34 | _ | PAS32 | PAS31 | PAS30 | | | | | |
| PBS0 | | PBS06 | PBS05 | PBS04 | | PBS02 | PBS01 | PBS00 | | | | | |
| PBS1 | | PBS16 | PBS15 | PBS14 | _ | PBS12 | PBS11 | PBS10 | | | | | |
| PBS2 | | PBS26 | PBS25 | PBS24 | | PBS22 | PBS21 | PBS20 | | | | | |
| PBS3 | | PBS36 | PBS35 | PBS34 | _ | PBS32 | PBS31 | PBS30 | | | | | |
| PCS0 | | PCS06 | PCS05 | PCS04 | _ | PCS02 | PCS01 | PCS00 | | | | | |
| IFS0 | SDI_SDAPS1 | SDI_SDAPS0 | SCK_SCLPS1 | SCK_SCLPS0 | SCSBPS1 | SCSBPS0 | RXPS1 | RXPS0 | | | | | |
| IFS1 | STCKPS1 | STCKPS0 | D5 | D4 | PTCKPS1 | PTCKPS0 | D1 | D0 | | | | | |
| IFS2 | | | INT1PS1 | INT1PS0 | INT0PS1 | INT0PS0 | CTCKPS1 | CTCKPS0 | | | | | |

Pin-shared Function Selection Register List

PAS0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | — | PAS06 | PAS05 | PAS04 | — | PAS02 | PAS01 | PAS00 |
| R/W | — | R/W | R/W | R/W | — | R/W | R/W | R/W |
| POR | — | 0 | 0 | 0 | | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

101: PA0/INT1 110: PA0/INT1 111: PA0/INT1

Bit 6~4 PAS06~PAS04: PA1 pin-shared function selection 000: PA1 001: STPB 010: CTP 011: PTPB 100: SCL/SCK 101: AN1 110: PA1 111: PA1 Bit 3 Unimplemented, read as "0" Bit 2~0 PAS02~PAS00: PA0 pin-shared function selection 000: PA0/INT1 001: STP 010: PTP 011: AN0 100: PA0/INT1



PAS1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | — | PAS16 | PAS15 | PAS14 | — | PAS12 | PAS11 | PAS10 |
| R/W | — | R/W | R/W | R/W | — | R/W | R/W | R/W |
| POR | | 0 | 0 | 0 | | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6~4 PAS16~PAS14: PA3 pin-shared function selection

| 000: PA3/INT0 |
|------------------------------|
| 001: CTP |
| 010: RX/TX |
| 011: $\overline{\text{SCS}}$ |
| 100: PA3/INT0 |
| 101: PA3/INT0 |
| 110: PA3/INT0 |
| 111: PA3/INT0 |
| |

Bit 3 Unimplemented, read as "0"

Bit 2~0 PAS12~PAS10: PA2 pin-shared function selection

000: PA2/RES 001: STP 010: CTPB 011: PA2/RES 100: PA2/RES 101: PA2/RES 110: PA2/RES 111: PA2/RES

PAS2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | _ | PAS26 | PAS25 | PAS24 | _ | PAS22 | PAS21 | PAS20 |
| R/W | — | R/W | R/W | R/W | — | R/W | R/W | R/W |
| POR | — | 0 | 0 | 0 | _ | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

| | 1 |
|---------|--|
| Bit 6~4 | PAS26~PAS24: PA5 pin-shared function selection 000: PA5/INT0/CTCK |
| | 001: STPB |
| | 010: TX |
| | 011: SDI/SDA/URX/UTX |
| | 100: CMP1INN |
| | 101: AN3 |
| | 110: PA5/INT0/CTCK |
| | 111: PA5/INT0/CTCK |
| Bit 3 | Unimplemented, read as "0" |
| Bit 2~0 | PAS22~PAS20: PA4 pin-shared function selection |
| | 000: PA4/CTCK |
| | 001: SDO/UTX |
| | 010: CMP1O |
| | 011: AN4 |
| | 100: PA4/CTCK |
| | 101: PA4/CTCK |
| | 110: PA4/CTCK |
| | 111: PA4/CTCK |
| | 111. 1144/CTCK |



PAS3 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | — | PAS36 | PAS35 | PAS34 | | PAS32 | PAS31 | PAS30 |
| R/W | _ | R/W | R/W | R/W | | R/W | R/W | R/W |
| POR | _ | 0 | 0 | 0 | | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

| Bit 6~4 | PAS36~PAS34: PA7 pin-shared function selection 000: PA7/INT0/STCK/PTCK 001: RX/TX 010: SDO/UTX 011: CMP1INP 100: VREF 101: PA7/INT0/STCK/PTCK 110: PA7/INT0/STCK/PTCK 111: PA7/INT0/STCK/PTCK |
|---------|---|
| Bit 3 | Unimplemented, read as "0" |
| | 1 |

Bit 2~0 **PAS32~PAS30**: PA6 pin-shared function selection 000: PA6/STCK 001: TX 010: SCS 011: CMP10 100: VREFI 101: PA6/STCK 110: PA6/STCK 111: PA6/STCK

PBS0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | _ | PBS06 | PBS05 | PBS04 | | PBS02 | PBS01 | PBS00 |
| R/W | — | R/W | R/W | R/W | | R/W | R/W | R/W |
| POR | — | 0 | 0 | 0 | | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

| | 1 |
|---------|--|
| Bit 6~4 | PBS06~PBS04: PB1 pin-shared function selection |
| | 000: PB1/INT1/CTCK/STCK |
| | 001: STPB |
| | 010: SDI/SDA/URX/UTX |
| | 011: AN6 |
| | 100: PB1/INT1/CTCK/STCK |
| | 101: PB1/INT1/CTCK/STCK |
| | 110: PB1/INT1/CTCK/STCK |
| | 111: PB1/INT1/CTCK/STCK |
| Bit 3 | Unimplemented, read as "0" |
| Bit 2~0 | PBS02~PBS00: PB0 pin-shared function selection |
| | 000: PB0 |
| | 001: STP |
| | 010: SDI/SDA/URX/UTX |
| | 011: AN5 |
| | 100: PB0 |
| | 101: PB0 |
| | 110: PB0 |
| | 111: PB0 |
| | |



PBS1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | — | PBS16 | PBS15 | PBS14 | — | PBS12 | PBS11 | PBS10 |
| R/W | — | R/W | R/W | R/W | — | R/W | R/W | R/W |
| POR | — | 0 | 0 | 0 | _ | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6~4 **PBS16~PBS14**: PB3 pin-shared function selection

| 000: PB3 |
|----------------------------|
| 001: CTP |
| 010: TX |
| 011: SDO/UTX |
| 100: CMP0O |
| 101: PB3 |
| 110: PB3 |
| 111: PB3 |
| Unimplemented, read as "0" |
| PBS12~PBS10: PB2 pin-sha |

| | 1 |
|---------|--|
| Bit 2~0 | PBS12~PBS10: PB2 pin-shared function selection |
| | 000: PB2 |
| | 001: PTP |
| | 010: TX |
| | 011: SCL/SCK |
| | 100: CMP0O |
| | 101: AN7 |
| | 110: PB2 |
| | 111: PB2 |

PBS2 Register

Bit 3

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | _ | PBS26 | PBS25 | PBS24 | _ | PBS22 | PBS21 | PBS20 |
| R/W | — | R/W | R/W | R/W | — | R/W | R/W | R/W |
| POR | — | 0 | 0 | 0 | _ | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

 Bit 6~4
 PBS26~PBS24: PB5 pin-shared function selection

 000: PB5/INT1
 001: CTPB

 010: RX/TX
 011: SCS

100: CMP0INN 101: PB5/INT1 110: PB5/INT1 111: PB5/INT1

Bit 3 Unimplemented, read as "0"

Bit 2~0 **PBS22~PBS20**: PB4 pin-shared function selection 000: PB4/INT1/PTCK 001: PTPB 010: SCL/SCK 011: CMP0INP 100: PB4/INT1/PTCK 110: PB4/INT1/PTCK 111: PB4/INT1/PTCK



PBS3 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | — | PBS36 | PBS35 | PBS34 | | PBS32 | PBS31 | PBS30 |
| R/W | — | R/W | R/W | R/W | | R/W | R/W | R/W |
| POR | _ | 0 | 0 | 0 | | 0 | 0 | 0 |

Unimplemented, read as "0" Bit 7

Bit 6~4 PBS36~PBS34: PB7 pin-shared function selection 000: PB7/PTCK

| 000.1 D//1 1CK |
|----------------|
| 001: STP |
| 010: SCL/SCK |
| 011: PB7/PTCK |
| 100: PB7/PTCK |
| 101: PB7/PTCK |
| 110: PB7/PTCK |
| 111: PB7/PTCK |

Bit 3 Unimplemented, read as "0"

Bit 2~0 PBS32~PBS30: PB6 pin-shared function selection 000: PB6/STCK 001: STPB 010: PTP 011: SDI/SDA/URX/UTX 100: PB6/STCK 110: PB6/STCK 111: PB6/STCK

PCS0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-------|-------|-------|---|-------|-------|-------|
| Name | — | PCS06 | PCS05 | PCS04 | — | PCS02 | PCS01 | PCS00 |
| R/W | — | R/W | R/W | R/W | | R/W | R/W | R/W |
| POR | — | 0 | 0 | 0 | — | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

| | 1 |
|---------|--|
| Bit 6~4 | PCS06~PCS04: PC1 pin-shared function selection |
| | 000: PC1/PTCK/CTCK |
| | 001: PTPB |
| | 010: $\overline{\text{SCS}}$ |
| | 011: RX/TX |
| | 100: PC1/PTCK/CTCK |
| | 101: PC1/PTCK/CTCK |
| | 110: PC1/PTCK/CTCK |
| | 111: PC1/PTCK/CTCK |
| Bit 3 | Unimplemented, read as "0" |
| Bit 2~0 | PCS02~PCS00: PC0 pin-shared function selection |
| | 000: PC0 |
| | 001: CTPB |
| | 010: SDO/UTX |
| | 011: TX |
| | 100: PC0 |
| | 101: PC0 |
| | 110: PC0 |
| | 111: PC0 |
| | |



IFS0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|---|----------------|-----------------------|----------------|-------------|--------------|------------|-------|
| Name | SDI_SDAPS1 | SDI_SDAPS0 | SCK_SCLPS1 | SCK_SCLPS0 | SCSBPS1 | SCSBPS0 | RXPS1 | RXPSC |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit 7~6 | SDI_SI 00: P/ 01: P1 10: P1 11: P1 | A5 B0 B1 | _SDAPS0: SI | DI/SDA/URX | /UTX inpu | t source pir | n selectio | on |
| Bit 5~4 | SCK_S 00: P/ 01: Pl 10: Pl 11: Pl | A1 B2 B4 | K_SCLPS0: | SCK/SCL inp | ut source p | in selectior | 1 | |
| Bit 3~2 | SCSBP 00: P2 01: P2 10: P1 11: P0 | 46 43 B5 | 50 : SCS input | source pin se | lection | | | |
| Bit 1~0 | RXPS1 00: P/ 01: P/ 10: PI 11: P0 | A7 A3 B5 | Κ/TX input so | urce pin selec | tion | | | |
| IFS1 Register | | | | | | | | |

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---------|-----|-----|---------|---------|-----|-----|
| Name | STCKPS1 | STCKPS0 | D5 | D4 | PTCKPS1 | PTCKPS0 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 STCKPS1~STCKPS0: STCK input source pin selection

- 00: PA7
- 01: PA6
- 10: PB1
- 11: PB6
- Bit 5~4 D5~D4: Reserved, read as "0"
- PTCKPS1~PTCKPS0: PTCK input source pin selection Bit 3~2
 - 00: PA7
 - 01: PB4
 - 10: PC1
 - 11: PB7

Bit 1~0 D1~D0: Reserved, read as "0"




IFS2 Register


| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|---|----------------|---------------------|-------------|-------------|---------|---------|---------|--|
| Name | | _ | INT1PS1 | INT1PS0 | INT0PS1 | INT0PS0 | CTCKPS1 | CTCKPS0 | |
| R/W | — | _ | R/W | R/W | R/W | R/W | R/W | R/W | |
| POR | | — | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit 7~6 | Unimplemented, read as "0" | | | | | | | | |
| Bit 5~4 | INT1PS1~ INT1PS0: INT1 input source pin selection 00: PA0 01: PB1 10: PB4 11: PB5 | | | | | | | | |
| Bit 3~2 | INTOPS 00: PA 01: PA 10: PA 11: PA | 15 13 17 | S0 : INT0 in | nput source | pin selecti | on | | | |
| Bit 1~0 | CTCKF 00: PA 01: PA 10: PE 11: PC | .4 .5 31 | KPS0 : CTC | CK input so | urce pin se | lection | | | |

I/O Pin Structures

The accompanying diagram illustrates the internal structures of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the logic function I/O pins. The wide range of pin-shared structures does not permit all types to be shown.







Note: The PA2OEN value is determined by the RSTC register value. Please refer to the RSTC register description for details.

| PA2 Port | Output | Structure |
|----------|--------|-----------|
|----------|--------|-----------|

Programming Considerations

Within the user program, one of the things first to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set to high. This means that all I/O pins will be defaulted to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions, the devices include several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact, Standard and Periodic Type TM sections.

Introduction

The devices contain three TMs and each individual TM can be categorised as a certain type, namely Compact Type TM, Standard Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact, Standard and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the three types of TMs are summarised in the accompanying table.

| TM Function | СТМ | STM | РТМ |
|------------------------------|----------------|----------------|----------------|
| Timer/Counter | \checkmark | \checkmark | \checkmark |
| Compare Match Output | \checkmark | \checkmark | \checkmark |
| PWM Output | \checkmark | \checkmark | \checkmark |
| Single Pulse Output | — | \checkmark | \checkmark |
| PWM Alignment | Edge | Edge | Edge |
| PWM Adjustment Period & Duty | Duty or Period | Duty or Period | Duty or Period |

| | | - |
|------------|------------|------------|
| СТМ | STM | РТМ |
| 16-bit CTM | 16-bit STM | 10-bit PTM |

TM Function Summary

TM Name/Type Reference

TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running count-up counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTCK2~xTCK0 bits in the xTM control registers, where "x" stands for C, S or P type TM. The clock source can be a ratio of the system clock, f_{SYS} , or the internal high clock, f_H , the f_{SUB} clock source or the external xTCK pin. The xTCK pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.



TM Interrupts

The Compact Type, Standard Type and Periodic Type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.


TM External Pins

Each of the TMs, irrespective of what type, has one input pin with the label xTCK. The xTM input pin, xTCK, is essentially a clock source for the xTM and is selected using the xTCK2~xTCK0 bits in the xTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCK input pin can be chosen to have either a rising or falling active edge. The STCK and PTCK pins are also used as the external trigger input pin in single pulse output mode for the STM and PTM respectively.

The TMs each have two output pins, xTP and xTPB. The xTPB pin outputs the inverted signal of the xTP. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTP and xTPB output pins are also the pins where the xTM generates the PWM output waveform.


As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be setup using the relevant pin-shared function selection bits described in the Pin-shared Function section. The details of the pin-shared function selection are described in the pin-shared function section.

| C | тм | ST | ГМ | РТМ | | |
|-------|-----------|-------|-----------|-------|-----------|--|
| Input | Output | Input | Output | Input | Output | |
| CTCK | CTP, CTPB | STCK | STP, STPB | PTCK | PTP, PTPB | |




TM External Pins

CTM Function Pin Block Diagram



STM Function Pin Block Diagram




PTM Function Pin Block Diagram



Programming Considerations

The TM Counter Registers and the Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMAL and PTMRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.




The following steps show the read and write procedures:

- Writing Data to CCRA or CCRP
 - Step 1. Write data to Low Byte xTMAL or PTMRPL
 Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte xTMAH or PTMRPH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA or CCRP
 - Step 1. Read data from the High Byte xTMDH, xTMAH or PTMRPH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte xTMDL, xTMAL or PTMRPL
 - This step reads data from the 8-bit buffer.



Compact Type TM – CTM

Although the simplest form of the three TM types, the Compact Type TM still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact Type TM can also be controlled with an external input pin and can drive two external output pins.



Note: the CTM external pins are pin-shared with other functions, so before using the CTM function, ensure that the pin-shared function registers have been set properly to enable the CTM pin function. The CTCK pin, if used, must also be set as an input by setting the corresponding bit in the port control register. **16-bit Compact Type TM Block Diagram**

Compact Type TM Operation

At its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 8-bit wide whose value is compared with the highest eight bits in the counter while the CCRA is 16-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pin. All operating setup conditions are selected using relevant internal registers.

Compact Type TM Register Description

Overall operation of the Compact TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The CTMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

| Register | Bit | | | | | | | | |
|----------|-------|-------|-------|-------|------|-------|-------|--------|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| CTMC0 | CTPAU | CTCK2 | CTCK1 | CTCK0 | CTON | _ | _ | _ | |
| CTMC1 | CTM1 | CTM0 | CTIO1 | CTIO0 | CTOC | CTPOL | CTDPX | CTCCLR | |
| CTMDL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| CTMDH | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | |
| CTMAL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| CTMAH | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | |
| CTMRP | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |

16-bit Compact TM Register List



CTMC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|------|---|---|---|
| Name | CTPAU | CTCK2 | CTCK1 | CTCK0 | CTON | — | — | — |
| R/W | R/W | R/W | R/W | R/W | R/W | — | — | — |
| POR | 0 | 0 | 0 | 0 | 0 | _ | | — |

Bit 7 CTPAU: CTM counter pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTCK2~CTCK0: CTM counter clock selection

- 000: $f_{SYS}/4$
- 001: f_{SYS}
- 010: f_H/16
- 011: f_H/64
- 100: f_{sub}
- 101: fsub
- 110: CTCK rising edge clock
- 111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3

CTON: CTM counter on/off control

0: Off

1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run while clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

CTMC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-------|-------|------|-------|-------|--------|
| Name | CTM1 | CTM0 | CTIO1 | CTIO0 | CTOC | CTPOL | CTDPX | CTCCLR |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 CTM1~CTM0: CTM operating mode selection

00: Compare Match Output Mode

- 01: Undefined
- 10: PWM Output Mode

11: Timer/Counter Mode

These bits set the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.



| Bit 5~4 | CTIO1~CTIO0: | CTM output | function selection |
|---------|--------------|------------|--------------------|
|---------|--------------|------------|--------------------|

- Compare Match Output Mode
- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode
- 00: PWM output inactive state
- 01: PWM output active state
- 10: PWM output
- 11: Undefined
- Timer/Counter Mode

Unused

These two bits are used to determine how the CTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be set to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be configured using the CTOC bit in the CTMC1 register. Note that the output level requested by the CTIO1 and CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state, it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when the CTM is running.

Bit 3

CTOC: CTM CTP output control Compare Match Output Mode

0: Initial low

1: Initial high

- PWM Output Mode
 - 0: Active low
 - 1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTPOL: CTM CTP output polarity control

- 0: Non-invert
- 1: Invert

This bit controls the polarity of the CTP output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

Bit 1 CTDPX: CTM PWM duty/period control 0: CCRP – period; CCRA – duty 1: CCRP – duty; CCRA – period



This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTCCLR: CTM counter clear condition selection

0: CTM Comparator P match

1: CTM Comparator A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

CTMDL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: CTM Counter Low Byte Register bit 7 ~ bit 0 CTM 16-bit Counter bit 7 ~ bit 0

CTMDH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|----|----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D15~D8**: CTM Counter High Byte Register bit 7 ~ bit 0 CTM 16-bit Counter bit 15 ~ bit 8

CTMAL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D7~D0: CTM CCRA Low Byte Register bit 7 ~ bit 0 CTM 16-bit CCRA bit 7 ~ bit 0

CTMAH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D15~D8: CTM CCRA High Byte Register bit 7 ~ bit 0 CTM 16-bit CCRA bit 15 ~ bit 8



CTMRP Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D7~D0: CTM CCRP 8-bit register, compared with the CTM Counter bit 15 ~ bit 8 Comparator P Match Period=

0: 65536 CTM clocks

1~255: 256×(1~255) CTM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.


Compare Match Output Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 16-bit, FFFF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – CTCCLR=0

Note: 1. With CTCCLR=0, a Comparator P match will clear the counter

2. The CTM output pin is controlled only by the CTMAF flag

3. The output pin is reset to its initial state by a CTON bit rising edge





· · · · · · · · · · · · · · · ·

- Note: 1. With CTCCLR=1, a Comparator A match will clear the counter
 - 2. The CTM output pin is controlled only by the CTMAF flag
 - 3. The output pin is reset to its initial state by a CTON bit rising edge
 - 4. The CTMPF flag is not generated when CTCCLR=1



Timer/Counter Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

PWM Output Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to "10" respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit in the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

• 16-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=0

| CCRP | 1~255 | 0 | | | |
|--------|----------|-------|--|--|--|
| Period | CCRP×256 | 65536 | | | |
| Duty | CCRA | | | | |

If f_{SYS}=8MHz, CTM clock source is f_{SYS}/4, CCRP=2, CCRA=128,

The CTM PWM output frequency=(f_{SYS}/4)/512=f_{SYS}/2048=3.906kHz, duty=128/512=25%,


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• 16-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=1

| CCRP | 1~255 | 0 |
|--------|----------|-------|
| Period | CCRA | |
| Duty | CCRP×256 | 65536 |

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.








2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation





Note: 1. Here CTDPX=1 - Counter cleared by CCRA


2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation



Standard Type TM – STM

The Standard Type TM contains four operating modes, which are Compare Match Output, Timer/Event Counter, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with one external input pins and can drive two external output pins.



Note: The STM external pins are pin-shared with other functions, so before using the STM function, ensure that the pin-shared function registers have been set properly to enable the STM pin function. The STCK pin, if used, must also be set as an input by setting the corresponding bits in the port control register. **16-bit Standard Type TM Block Diagram**

Standard Type TM Operation

The size of Standard TM is 16-bit wide and its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 8-bit wide whose value is compared with the highest 8 bits in the counter while the CCRA is the sixteen bits and therefore compares all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pins. All operating setup conditions are selected using relevant internal registers.

Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The STMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.



| Register | | | | В | it | | | |
|----------|-------|-------|-------|-------|-------|-------|-------|--------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STMC0 | STPAU | STCK2 | STCK1 | STCK0 | STON | — | — | — |
| STMC1 | STM1 | STM0 | STIO1 | STIO0 | STOC | STPOL | STDPX | STCCLR |
| STMDL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| STMDH | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| STMAL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| STMAH | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| STMRP | STRP7 | STRP6 | STRP5 | STRP4 | STRP3 | STRP2 | STRP1 | STRP0 |

16-bit Standard TM Register List

STMC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|------|---|---|---|
| Name | STPAU | STCK2 | STCK1 | STCK0 | STON | — | — | — |
| R/W | R/W | R/W | R/W | R/W | R/W | — | — | — |
| POR | 0 | 0 | 0 | 0 | 0 | — | — | — |

Bit 7 STPAU: STM counter pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 STCK2~STCK0: STM counter clock selection

000: $f_{SYS}/4$

- 001: fsys
- 010: f_H/16
- 011: f_H/64
- 100: f_{sub}
- 101: fsub
- 110: STCK rising edge clock
- 111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

Bit 3 STON: STM counter on/off control

0: Off

1: On This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the STM is in the Compare Match Output Mode or PWM output Mode or Single Pulse Output Mode, then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



STMC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-------|-------|------|-------|-------|--------|
| Name | STM1 | STM0 | STIO1 | STIO0 | STOC | STPOL | STDPX | STCCLR |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 STM1~STM0: STM operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.

Bit 5~4 STIO1~STIO0: Select STM external pin STP function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Timer/Counter Mode

Unused

These two bits are used to determine how the STM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.

In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.



| Bit 3 | STOC: STM STP output control |
|-------|---|
| | Compare Match Output Mode |
| | 0: Initial low |
| | 1: Initial high |
| | PWM Output Mode/Single Pulse Output Mode |
| | 0: Active low 1: Active high |
| | This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the STM is in the Timer/ Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STM output pin when the STON bit changes from low to high. |
| Bit 2 | STPOL : STM STP output polarity control 0: Non-invert 1: Invert |
| | This bit controls the polarity of the STP output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode. |
| Bit 1 | STDPX: STM PWM duty/period control |
| | 0: CCRP – period; CCRA – duty |
| | 1: CCRP – duty; CCRA – period |
| | This bit determines which of the CCRA and CCRP registers are used for period and |
| | duty control of the PWM waveform. |
| Bit 0 | STCCLR: STM counter clear condition selection |
| | 0: Comparator P match |
| | 1: Comparator A match |
| | This bit is used to select the method which clears the counter. Remember that the |
| | Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, |
| | the counter will be cleared when a compare match occurs from the Comparator A. |

The counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM Output Mode or Single Pulse Output Mode.

STMDL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: STM Counter Low Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 7 ~ bit 0

STMDH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|----|----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D15~D8: STM Counter High Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 15 ~ bit 8



STMAL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D7~D0: STM CCRA Low Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 7 ~ bit 0

STMAH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D15~D8: STM CCRA High Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 15 ~ bit 8

STMRP Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | STRP7 | STRP6 | STRP5 | STRP4 | STRP3 | STRP2 | STRP1 | STRP0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 STRP7~STRP0: STM CCRP 8-bit register, compared with the STM counter bit 15 ~ bit 8

Comparator P match period=

0: 65536 STM clocks

1~255: (1~255)×256 STM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.



Standard Type TM Operation Modes

The Standard Type TM can operate in one of four operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

Compare Match Output Mode


To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 16-bit, FFFF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when a STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.






Note: 1. With STCCLR=0, a Comparator P match will clear the counter

2. The STM output pin is controlled only by the STMAF flag

3. The output pin is reset to its initial state by a STON bit rising edge

116





Note: 1. With STCCLR=1, a Comparator A match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by a STON bit rising edge
- 4. The STMPF flag is not generated when STCCLR=1



Timer/Counter Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

PWM Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to "10" respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

• 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=0

| CCRP | 1~255 | 0 | | |
|--------|----------|-------|--|--|
| Period | CCRP×256 | 65536 | | |
| Duty | CCRA | | | |

If f_{SYS} =8MHz, STM clock source is $f_{SYS}/4$, CCRP=2 and CCRA=128,


The STM PWM output frequency= $(f_{SYS}/4)/(2 \times 256)=f_{SYS}/2048=3.906$ kHz, duty= $128/(2 \times 256)=25\%$,


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

| CCRP | 1~255 | 0 |
|--------|----------|-------|
| Period | CC | RA |
| Duty | CCRP×256 | 65536 |

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value except when the CCRP value is equal to 0.









2. A counter clear sets the PWM Period

3. The internal PWM function continues even when STIO[1:0]=00 or 01

4. The STCCLR bit has no influence on PWM operation







2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation




Single Pulse Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to "10" respectively and also the STIO1 and STIO0 bits should be set to "11" respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.


The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



Single Pulse Generation





Note: 1. Counter stopped by CCRA


2. CCRP is not used

- 3. The pulse triggered by the STCK pin or by setting the STON bit high
- 4. A STCK pin active edge will automatically set the STON bit high.
- 5. In the Single Pulse Output Mode, STIO[1:0] must be set to "11" and can not be changed



Periodic Type TM – PTM

The Periodic Type TM contains four operating modes, which are Compare Match Output, Timer/Event Counter, Single Pulse Output and PWM Output modes. The Periodic TM can also be controlled with one external input pins and can drive two external output pins.



Note: The PTM external pins are pin-shared with other functions, so before using the PTM function, ensure that the pin-shared function registers have be set properly to enable the PTM pin function. The PTCK pin, if used, must also be set as an input by setting the corresponding bits in the port control register. **10-bit Periodic Type TM Block Diagram**

Periodic Type TM Operation

The size of Periodic TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Periodic Type TM Register Description

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

| Register | | | | В | it | | | |
|----------|-------|-------|-------|-------|-------|-------|-------|--------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PTMC0 | PTPAU | PTCK2 | PTCK1 | PTCK0 | PTON | _ | | _ |
| PTMC1 | PTM1 | PTM0 | PTIO1 | PTIO0 | PTOC | PTPOL | D1 | PTCCLR |
| PTMDL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PTMDH | _ | _ | _ | _ | _ | _ | D9 | D8 |
| PTMAL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PTMAH | — | — | — | _ | — | _ | D9 | D8 |
| PTMRPL | PTRP7 | PTRP6 | PTRP5 | PTRP4 | PTRP3 | PTRP2 | PTRP1 | PTRP0 |
| PTMRPH | _ | | _ | | | | PTRP9 | PTRP8 |

10-bit Periodic TM Register List

PTMC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|------|---|---|---|
| Name | PTPAU | PTCK2 | PTCK1 | PTCK0 | PTON | — | — | — |
| R/W | R/W | R/W | R/W | R/W | R/W | — | — | — |
| POR | 0 | 0 | 0 | 0 | 0 | — | _ | — |

Bit 7

PTPAU: PTM counter pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 PTCK2~PTCK0: PTM counter clock selection

- 000: $f_{\text{SYS}}/4$
- 001: fsys
- 010: $f_{\rm H}/16$
- 011: $f_{\text{H}}/64$
- 100: f_{SUB}
- 101: f_{SUB}
- 110: PTCK rising edge clock
- 111: PTCK falling edge clock

PTON: PTM counter on/off control

These three bits are used to select the clock source for the PTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

Bit 3

0: Off 1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run while clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the PTM is in the Compare Match Output Mode or PWM output Mode or Single Pulse Output Mode, then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



PTMC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-------|-------|------|-------|-----|--------|
| Name | PTM1 | PTM0 | PTIO1 | PTIO0 | PTOC | PTPOL | D1 | PTCCLR |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 PTM1~PTM0: PTM operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin state is undefined.

Bit 5~4 PTIO1~PTIO0: Select PTM external pin PTP or PTCK function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Timer/Counter Mode

Unused

These two bits are used to determine how the PTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a compare match occurs from the Comparator A. The PTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output pin should be setup using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output pin when a compare match occurs. After the PTM output pin changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a certain compare match condition occurs. The PTM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits only after the PTM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

| Bit 3 | PTOC: PTM PTP output control |
|-------|---|
| | Compare Match Output Mode |
| | 0: Initial low |
| | 1: Initial high |
| | PWM Output Mode/Single Pulse Output Mode |
| | 0: Active low |
| | 1: Active high |
| | This is the output control bit for the PTM output pin. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTM is in the Timer/ Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output pin when the PTON bit changes from low to high. |
| Bit 2 | PTPOL : PTM PTP output polarity control 0: Non-invert 1: Invert |
| | This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode. |
| Bit 1 | D1: Reserved, must be fixed at "0" |
| Bit 0 | PTCCLR : PTM counter clear condition selection 0: Comparator P match 1: Comparator A match |
| | This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, |

the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Output, Single Pulse Output Mode.

PTMDL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

D7~D0: PTM Counter Low Byte Register bit $7 \sim bit 0$ Bit 7~0 PTM 10-bit Counter bit $7 \sim bit 0$

PTMDH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|----|----|
| Name | _ | — | — | — | — | — | D9 | D8 |
| R/W | _ | — | — | — | — | — | R | R |
| POR | | | _ | _ | _ | | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM Counter High Byte Register bit 1 ~ bit 0 PTM 10-bit Counter bit 9 ~ bit 8



PTMAL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 D7~D0: PTM CCRA Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRA bit 7 ~ bit 0

PTMAH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-----|-----|
| Name | — | — | — | — | — | — | D9 | D8 |
| R/W | _ | — | — | _ | _ | _ | R/W | R/W |
| POR | — | _ | — | — | _ | | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM CCRA High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRA bit 9 ~ bit 8

PTMRPL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PTRP7 | PTRP6 | PTRP5 | PTRP4 | PTRP3 | PTRP2 | PTRP1 | PTRP0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **PTRP7~PTRP0**: PTM CCRP Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRP bit 7 ~ bit 0

PTMRPH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-------|-------|
| Name | _ | _ | — | — | — | — | PTRP9 | PTRP8 |
| R/W | — | — | — | — | — | — | R/W | R/W |
| POR | — | | | — | — | — | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 PTRP9~PTRP8: PTM CCRP High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRP bit 9 ~ bit 8



Periodic Type TM Operation Modes

The Periodic Type TM can operate in one of four operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.

Compare Match Output Mode


To select this mode, bits PTM1 and PTM0 in the PTMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output pin will change state. The PTM output pin condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output pin. The way in which the PTM output pin changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output pin can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is setup after the PTON bit changes from low to high, is setup using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no pin change will take place.






Note: 1. With PTCCLR=0, a Comparator P match will clear the counter

2. The PTM output pin is controlled only by the PTMAF flag

3. The output pin is reset to its initial state by a PTON bit rising edge





Note: 1. With PTCCLR=1, a Comparator A match will clear the counter

2. The PTM output pin is controlled only by the PTMAF flag

3. The output pin is reset to its initial state by a PTON bit rising edge

4. A PTMPF flag is not generated when PTCCLR=1



Timer/Counter Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

PWM Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "10" respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit PWM Output Mode, Edge-aligned Mode


| CCRP | 1~1023 | 0 |
|--------|--------|------|
| Period | 1~1023 | 1024 |
| Duty | CC | RA |


If f_{SYS}=8MHz, PTM clock source select f_{SYS}/4, CCRP=512 and CCRA=128,

The PTM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=3.906$ kHz, duty=128/512=25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.







- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTIO[1:0]=00 or 01
- 4. The PTCCLR bit has no influence on PWM operation




Single Pulse Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "10" respectively and also the PTIO1 and PTIO0 bits should be set to "11" respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTON bit can also be made to automatically change from low to high using the external PTCK pin, which will in turn initiate the Single Pulse output. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTCCLR is not used in this Mode.



Single Pulse Generation





Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse triggered by the PTCK pin or by setting the PTON bit high
- 4. A PTCK pin active edge will automatically set the PTON bit high.
- 5. In the Single Pulse Output Mode, PTIO[1:0] must be set to "11" and can not be changed




Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

The devices contain a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as the internal reference voltage, into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS and SACS bit fields. Note that when the internal analog signal is selected to be converted using the SAINS field, the external channel analog input will automatically be switched off. More detailed information about the A/D input signal selection will be described in the "A/D Converter Input Signals" section.

The accompanying block diagram shows the internal structure of the A/D converter with its associated registers and control bits.



Registers Descriptions

Overall operation of the A/D converter is controlled using six registers. A read only register pair exists to store the A/D Converter data 12-bit value. Three registers, SADC0, SADC1 and SADC2, are the control registers which setup the operating conditions and control function of the A/D converter. The VBGRC register contains the VBGREN bit to control the bandgap reference voltage.

| Register | | | | E | Bit | | | |
|--------------------|---------|--------|--------|--------|--------|--------|--------|--------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SADOL (ADRFS=0) | D3 | D2 | D1 | D0 | _ | _ | | _ |
| SADOL (ADRFS=1) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| SADOH (ADRFS=0) | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 |
| SADOH (ADRFS=1) | _ | _ | _ | _ | D11 | D10 | D9 | D8 |
| SADC0 | START | ADBZ | ADCEN | ADRFS | SACS3 | SACS2 | SACS1 | SACS0 |
| SADC1 | SAINS3 | SAINS2 | SAINS1 | SAINS0 | _ | SACKS2 | SACKS1 | SACKS0 |
| SADC2 | ADPGAEN | _ | _ | PGAIS | SAVRS1 | SAVRS0 | PGAGS1 | PGAGS0 |
| VBGRC | _ | | — | _ | | _ | | VBGREN |

A/D Converter Register List

A/D Converter Data Registers – SADOL, SADOH

As the devices contain an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. The A/D data registers contents will be unchanged if the A/D converter is disabled.

| ADRFS | | | | SAE | ЮН | | | | | | | SAI | OOL | | | |
|-------|-----|-----|----|-----|-----|-----|----|----|----|----|----|-----|-----|----|----|----|
| ADRES | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

A/D Converter Data Registers

A/D Converter Control Registers – SADC0, SADC1, SADC2

To control the function and operation of the A/D converter, three control registers known as SADC0, SADC1 and SADC2 are provided. These 8-bit registers define functions such as the selection of which analog signal is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the devices contain only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS field in the SADC1 register and SACS field in the SADC0 register are used to determine which analog signal derived from the external or internal signals will be connected to the A/D converter. The A/D converter also contains a programmable gain amplifier, PGA, to generate the A/D converter internal reference voltage. The overall operation of the PGA is controlled using the SADC2 register.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

SADC0 Register



| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|--|---|--|------------------------|--------------------------|---------------|----------------------|
| Name | START | ADBZ | ADCEN | ADRFS | SACS3 | SACS2 | SACS1 | SACS0 |
| R/W | R/W | R | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit 7 | $0 \rightarrow 1 -$ This bit | : Start the A →0: Start is used to in I then cleare | nitiate an A | D conversi | | | | |
| Bit 6 | ADBZ: . 0: No . 1: A/D This rea not. Who will be s | A/D Conver A/D conversion conversion d only flag en the STAl set to 1 to in | rter busy fla sion is in p is in progr is used to RT bit is set adicate that | ag rogress ess indicate w t from low t the A/D co | hether the to high and | A/D conve then to low | rsion is in j | progress ADBZ fla |
| Bit 5 | cleared to 0 after the A/D conversion is complete. ADCEN: A/D Converter function enable control 0: Disable 1: Enable This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched of reducing the device power consumption. When the A/D converter function is disabled the contents of the A/D data register pair known as SADOH and SADOL will be | | | | | | | |
| Bit 4 | unchanged. ADRFS: A/D conversion data format select 0: A/D converter data format → SADOH=D [11:4]; SADOL=D [3:0] 1: A/D converter data format → SADOH=D [11:8]; SADOL=D [7:0] This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section. | | | | | | | |
| Bit 3~0 | 0000: 0001: 0010: 0011: | -SACS0: A External A External A Reserved External A External A | N0 input N1 input N3 input | er external a | analog inpu | t channel so | elect | |

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|---|--------|--------|--------|
| Name | SAINS3 | SAINS2 | SAINS1 | SAINS0 | — | SACKS2 | SACKS1 | SACKS0 |
| R/W | R/W | R/W | R/W | R/W | — | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | _ | 0 | 0 | 0 |

Bit 7~4 SAINS3~SAINS0: A/D converter input signal select

0000: External source - External analog channel intput, ANn

0001: Internal source – Internal A/D converter power supply voltage AV_{DD}

0010: Internal source – Internal A/D converter power supply voltage $AV_{\text{DD}}/2$

0011: Internal source – Internal A/D converter power supply voltage $AV_{DD}/4$

0100: External source – External analog channel intput, ANn

0101: Internal source – Internal A/D converter PGA output voltage V_{R}

0110: Internal source – Internal A/D converter PGA output voltage $V_R/2$

- 0111: Internal source Internal A/D converter PGA output voltage $V_R/4$
- 10xx: Internal source A/D converter negative power supply, AVss

11xx: External source - External analog channel intput, ANn

When the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

Bit 3 Unimplemented, read as "0"

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source select

| 000: f _{sys} |
|----------------------------|
| 001: fsys/2 |
| 010: f _{sys} /4 |
| 011: f _{sys} /8 |
| 100: f _{sys} /16 |
| 101: f _{sys} /32 |
| 110: f _{sys} /64 |
| 111: f _{sys} /128 |

SADC2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---|---|-------|--------|--------|--------|--------|
| Name | ADPGAEN | — | _ | PGAIS | SAVRS1 | SAVRS0 | PGAGS1 | PGAGS0 |
| R/W | R/W | | _ | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | | _ | 0 | 0 | 0 | 0 | 0 |

Bit 7

ADPGAEN: A/D converter PGA enable/disable control

0: Disable

1: Enable

This bit is used to control the A/D converter internal PGA function. When the PGA output voltage is selected as A/D input or A/D reference voltage, the PGA needs to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing the ADPGAEN bit to zero to conserve power.

Bit 6~5 Unimplemented, read as "0"

Bit 4 **PGAIS**: PGA input voltage selection

0: From VREFI pin

1: From internal reference voltage V_{BGREF}

When the internal independent reference voltage V_{BGREF} is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. When this bit is set high to select V_{BGREF} as PGA input, the internal bandgap reference V_{BGREF} should be enabled by setting the VBGREN bit in the VBGRC register to "1".

Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage select

00: Internal A/D converter power, AV_{DD}

01: External VREF pin

1x: Internal PGA output voltage, V_R

These bits are used to select the A/D converter reference voltage source. When the internal reference voltage source is selected, the reference voltage derived from the external VREF pin will automatically be switched off.

Bit 1~0 PGAGS1~PGAGS0: PGA gain select

00: Gain=1

01: Gain=1.667 – V_R =2V as V_{RI} =1.2V

- 10: Gain= $2.5 V_R$ =3V as V_{RI} =1.2V
- 11: Gain=3.333 $V_{\text{R}}\text{=}4V$ as $V_{\text{RI}}\text{=}1.2V$

These bits are used to select the PGA gain. Note that here the gain is guaranteed only when the PGA input voltage is equal to 1.2V.



VBGRC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---|--------|
| Name | _ | — | — | — | — | — | — | VBGREN |
| R/W | — | — | — | — | — | — | — | R/W |
| POR | _ | _ | — | — | _ | — | _ | 0 |

Bit 7~1 Unimplemented, read as "0"

Bit 0 VBGREN: Bandgap reference voltage control

0: Disable

1: Enable

This bit is used to enable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the V_{BGREF} voltage is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

A/D Converter Reference Voltage

The actual reference voltage supply to the A/D Converter can be supplied from the internal A/D converter power, AV_{DD} , an external reference source supplied on pin VREF or an internal reference voltage V_R determined by the SAVRS1~SAVRS0 bits in the SADC2 register. The internal reference voltage is amplified through a programmable gain amplifier, PGA, which is controlled by the ADPGAEN bit in the SADC2 register. The PGA gain can be equal to 1, 1.667, 2.5 or 3.333 and selected using the PGAGS1~PGAGS0 bits in the SADC2 register. The PGA input can come from the external reference input pin, VREFI, or an internal Bandgap reference voltage, V_{BGREF} , selected by the PGAIS bit in the SADC2 register. As the VREFI and VREF pin both are pin-shared with other functions, when the VREFI or VREF pin is selected as the reference voltage pin, the VREFI or VREF pin-shared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference input from the VREFI or VREF pin will automatically be switched off by hardware.

Note that the internal Bandgap reference circuit should first be enabled before the V_{BGREF} is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

A/D Converter Input Signals

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function selection bits in the PxS1 and PxS0 registers, determine whether the external input pins are setup as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is setup to be an A/D converter analog channel input, the original pin function will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the relevant A/D input function bits enable an A/D input, the status of the port control register will be overridden.

As the devices contain only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS3~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the external channel input or internal analog signal. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. If the SAINS3~SAINS0

bits are set to "0000", the external channel input will be selected to be converted and the SACS3~SACS0 bits can determine which external channel is selected.

When the SAINS field is set to the value of "0x01", "0x10", "0x11" or "10xx", the internal analog signal will be selected. If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

| SAINS[3:0] | SACS[3:0] | Input Signals | Description | | | | |
|------------------|-------------------------|---------------------|--|--|--|--|--|
| 0000, 0100, 11xx | 0000~0001, 0011~0111 | AN0~AN1, AN3~AN7 | External channel analog input ANn | | | | |
| | 1000~1111 | — | Non-existed channel, input is floating. | | | | |
| 0001 | XXXX | AV _{DD} | Internal A/D converter power supply voltage AV_{\mbox{\scriptsize DD}} | | | | |
| 0010 | xxxx | AV _{DD} /2 | Internal A/D converter power supply voltage $AV_{\mbox{\scriptsize DD}}/2$ | | | | |
| 0011 | XXXX | AV _{DD} /4 | Internal A/D converter power supply voltage $AV_{DD}/4$ | | | | |
| 0101 | XXXX | VR | Internal A/D converter PGA output V_R | | | | |
| 0110 | XXXX | V _R /2 | Internal A/D converter PGA output V _R /2 | | | | |
| 0111 | XXXX | V _R /4 | Internal A/D converter PGA output V _R /4 | | | | |
| 10xx | XXXX | AVss | A/D converter negative power supply | | | | |

A/D Converter Input Signal Selection

A/D Conversion Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ bit will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK} , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * special care must be taken.



| | | A/D Clock Period (t _{ADCK}) | | | | | | | | | | | |
|------|--|--|--|---------------------------------|---|---|---|-----------------------------------|--|--|--|--|--|
| fsys | SACKS[2:0] = 000 (f _{SYS}) | SACKS[2:0] = 001 (f _{SYS} /2) | SACKS[2:0] = 010 (f _{SYS} /4) | SACKS[2:0] = 011 (fsys/8) | SACKS[2:0] = 100 (f _{SYS} /16) | SACKS[2:0] = 101 (f _{SYS} /32) | SACKS[2:0] = 110 (f _{SYS} /64) | SACKS[2:0] = 111 (fsys/128) | | | | | |
| 1MHz | 1µs | 2µs | 4µs | 8µs | 16µs * | 32µs * | 64µs * | 128µs * | | | | | |
| 2MHz | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs * | 32µs * | 64µs * | | | | | |
| 4MHz | 250ns * | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs * | 32µs * | | | | | |
| 8MHz | 125ns * | 250ns * | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs * | | | | | |

A/D Clock Period Examples


Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an analog signal A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate = $1/(A/D \text{ clock period} \times 16)$

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $16 t_{ADCK}$ where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing – External Channel Input



Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to one.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SACS and SAINS bit fields

Selecting the external channel input to be converted, go to Step 4.

Selecting the internal analog signal to be converted, go to Step 5.

• Step 4

If the SAINS field is 0000, 0100 or 11xx, the external channel input can be selected. The desired external channel input is selected by configuring the SACS field. When the A/D input signal comes from the external channel input, the corresponding pin should be configured as an A/D input function by selecting the relevant pin-shared function control bits. Then go to Step 6.

• Step 5

If the SAINS field is set to 0x01, 0x10, 0x11 or "10xx", the relevant internal analog signal will be selected. When the internal analog signal is selected to be converted, the external channel analog input will automatically be disconnected. Then go to Step 6.

• Step 6

Select the A/D converter output data format by configuring the ADRFS bit.

• Step 7

Select the A/D converter reference voltage source by configuring the SAVRS bit field. Select the PGA input signal and the desired PGA gain if the PGA output voltage, V_R , is selected as the A/D converter reference voltage.

• Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADCEN low in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Transfer Function

As the devices contain a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of reference voltage value divided by 4096.


 $1 \ LSB = V_{REF}/4096$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value×V_{REF}/4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.

Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS field.



Ideal A/D Transfer Function – External Channel Input

A/D Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

| clr ADE | ; disable ADC interrupt | |
|-------------|--|--|
| mov a,03H | ; select $f_{\mbox{sys}}/8$ as A/D clock and A/D input | |
| mov SADC1,a | ; signal comes from external channel | |
| mov a,00H | ; select AV_{DD} as the A/D reference voltage source | |
| | | |



```
mov SADC2,a
mov a,03H
                           ; setup PASO to configure pin ANO
mov PASO,a
mov a,00H
                           ; enable A/D converter and select ANO as the A/D external channel input
mov SADCO,a
:
start conversion:
clr START ; high pulse on start bit to initiate conversion
set START ; reset A/D
clr START ; start A/D
:
polling EOC:
sz ADBZ ; poll the SADCO register ADBZ bit to detect end of A/D conversion jmp polling_EOC ; continue polling
:
:

mov a,SADOL ; read low byte conversion result value

mov SADOL_buffer,a ; save result to user defined register

mov SADOH_buffer,a ; save result to user defined register
:
jmp start_conversion ; start next A/D conversion
```

Example: using the interrupt method to detect the end of conversion

| clr ADE | ; disable ADC interrupt |
|--------------------|---|
| | ; select $f_{sys}/8$ as A/D clock and A/D input |
| | ; signal comes from external channel |
| | |
| | ; select AV_{DD} as the A/D reference voltage source |
| mov SADC2,a | |
| | ; setup PASO to configure pin ANO |
| mov PASO,a | |
| mov a,00h | |
| mov SADCO,a | ; enable A/D converter and select ANO as the A/D external channel input |
| : | |
| Start_conversion: | |
| clr START | ; high pulse on START bit to initiate conversion |
| | ; reset A/D |
| | ; start A/D |
| clr ADF | ; clear ADC interrupt request flag |
| set ADE | ; enable ADC interrupt |
| set EMI | ; enable global interrupt |
| : | |
| : | |
| ADC_ISR: | ; ADC interrupt service routine |
| mov acc_stack,a | ; save ACC to user defined memory |
| mov a, STATUS | |
| mov status_stack,a | ; save STATUS to user defined memory |
| : | |
| mov a,SADOL | ; read low byte conversion result value |
| mov SADOL_buffer,a | ; save result to user defined register |
| mov a,SADOH | ; read high byte conversion result value |
| mov SADOH buffer,a | ; save result to user defined register |
| : - | |
| EXIT INT ISR: | |
| mov a,status stack | |
| — | ; restore STATUS from user defined memory |
| | ; restore ACC from user defined memory |
| reti | - |
| | |



Universal Serial Interface Module – USIM

The devices contain a Universal Serial Interface Module, which includes the four-line SPI interface, the two-line I²C interface and the two-line/single-wire UART interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI, I²C or UART based hardware such as sensors, Flash or EEPROM memory, etc. The USIM interface pins are pin-shared with other I/O pins therefore the USIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As all the interface types share the same pins and registers, the choice of whether the UART, SPI or I²C type is used is made using the UART mode selection bit, named UMD, and the SPI/I²C operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the USIM pin-shared I/O are selected using pull-high control registers when the USIM function is enabled and the corresponding pins are used as USIM input pins.


SPI Interface

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the devices can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one $\overline{\text{SCS}}$ pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

SPI Interface Operation

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and \overline{SCS} . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and \overline{SCS} is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I²C/UART function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMC0 and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the devices only contain a single \overline{SCS} pin only one slave device can be utilized. The \overline{SCS} pin is controlled by software, set CSEN bit to 1 to enable \overline{SCS} pin function, set CSEN bit to 0 the \overline{SCS} pin will be floating state.



SPI Master/Slave Connection


The SPI function in the devices offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes



- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2. Note that the SIMC2 and SIMD registers and their POR values are only available when the SPI mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

| Register | | | | В | lit | | | |
|----------|------|------|--------|------|---------|---------|-------|--------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIMC0 | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| SIMC2 | D7 | D6 | CKPOLB | CKEG | MLS | CSEN | WCOL | TRF |
| SIMD | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |



SPI Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.



SIMD Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | х | х | х | х | х | х | х | х |

"x": unknown

Bit 7~0 **D7~D0**: USIM SPI/I²C data register bit 7 ~ bit 0

SPI Control Registers

There are also two control registers for the SPI interface, SIMC0 and SIMC2. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

SIMC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|-----|---------|---------|-------|--------|
| Name | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 SIM2~SIM0: USIM SPI/I²C Operating Mode Control

000: SPI master mode; SPI clock is fsys/4

001: SPI master mode; SPI clock is fsys/16

010: SPI master mode; SPI clock is $f_{SYS}/64$

011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is CTM CCRP match frequency/2

101: SPI slave mode

110: I²C slave mode

111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I²C operating mode of the USIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from CTM and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

| Bit 4 | UMD: UART mode selection bi | t |
|-------|-----------------------------|---|
| | | |

- 0: SPI or I²C mode
- 1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I²C mode.

Bit 3~2 SIMDEB1~SIMDEB0: I²C Debounce Time Selection

These bits are only available when the USIM is configured to operate in the I²C mode. Refer to the I²C register section.

Bit 1 SIMEN: USIM SPI/I²C Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the USIM SPI/I²C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I²C interface, the SDI, SDO, SCK and $\overline{\text{SCS}}$, or SDA and SCL lines will lose their SPI or I²C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I²C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the

previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the USIM is configured to operate as an I2C interface via the UMD and SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I2C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0

SIMICF: USIM SPI Incomplete Flag

0: USIM SPI incomplete condition is not occurred

1: USIM SPI incomplete condition is occurred

This bit is only available when the USIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set high but the SCS line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set high together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set high if the SIMICF bit is set high by software application program.

SIMC2 Register

Bit 4

Bit 3

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---------|---------------------------------------|-----|--------|------|-----|------|------|-----|--|--|--|
| Name | D7 | D6 | CKPOLB | CKEG | MLS | CSEN | WCOL | TRF | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Bit 7~6 | Bit 7~6 D7~D6 : Undefined bits | | | | | | | | | | |

These bits can be read or written by application program.

Bit 5

| CKPOLB : SPI clock line base condition selection 0: The SCK line will be high when the clock is inactive 1: The SCK line will be low when the clock is inactive |
|---|
| The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. |
| CKEG: SPI SCK active clock edge type selection |
| CKPOLB=0 |
| 0: SCK is high base level and data capture at SCK rising edge |
| 1: SCK is high base level and data capture at SCK falling edge |
| CKPOLB=1 |
| 0: SCK is low base level and data capture at SCK falling edge |
| 1: SCK is low base level and data capture at SCK rising edge |
| The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit. |
| MLS: SPI data shift order 0: LSB first 1: MSB first |

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.




| Bit 2 | CSEN: SPI SCS pin control |
|-------|--|
| | 0: Disable |
| | 1: Enable |
| | The CSEN bit is used as an enable/disable for the $\overline{\text{SCS}}$ pin. If this bit is low, then the |
| | $\overline{\text{SCS}}$ pin will be disabled and placed into a floating condition. If the bit is high the $\overline{\text{SCS}}$ |
| | pin will be enabled and used as a select pin. |
| Bit 1 | WCOL: SPI write collision flag |
| | 0: No collision |
| | 1: Collision |
| | The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared to zero by the application program. |
| Bit 0 | TRF: SPI Transmit/Receive complete flag |
| | 0: SPI data is being transferred |
| | 1: SPI data transmission is completed |
| | The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when |
| | an SPI data transmission is completed, but must set to "0" by the application program. |
| | It can be used to generate an interrupt. |


SPI Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRF flag will be set high automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an \overline{SCS} signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.


The SPI Master mode will continue to function if the SPI clock is running.











SPI Transfer Control Flowchart

SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and $\overline{\text{SCS}}$ =0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and \overline{SCS} can become I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

SPI Operation Steps

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the \overline{SCS} pin function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the \overline{SCS} line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the \overline{SCS} line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit in the SIMC0 are set high, this will place the SDI line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either



high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and \overline{SCS} , SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

Master Mode

• Step 1

Select the SPI Master mode and clock source using the UMD and SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and SDO lines to output the data. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a USIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

- Step 8 Clear TRF.
- Step 9

Go to step 4.

Slave Mode

• Step 1

Select the SPI Slave mode using the UMD and SIM2~SIM0 bits in the SIMC0 control register

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and \overline{SCS} signal. After this, go to step 5.



For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a USIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.


- Step 8
- Clear TRF.
- Step 9 Go to step 4.

Error Detection

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two-line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I²C Master Slave Bus Connection

I²C Interface Operation

The I²C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I²C device is activated and the related internal pull-high register could be controlled by its corresponding pull-high control register.





The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I²C data transfer speed, there exists a relationship between the system clock, f_{SYS} , and the I²C debounce time. For either the I²C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

| I ² C Debounce Time Selection | I ² C Standard Mode (100kHz) | I ² C Fast Mode (400kHz) |
|--|---|-------------------------------------|
| No Debounce | f _{sys} >2MHz | f _{sys} >4MHz |
| 2 system clock debounce | f _{sys} >4MHz | f _{sys} >8MHz |
| 4 system clock debounce | f _{sys} >4MHz | f _{sys} >8MHz |

I²C Minimum f_{SYS} Frequency Requirements



I²C Registers

There are three control registers associated with the I²C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD. Note that the SIMC1, SIMD, SIMA and SIMTOC registers and their POR values are only available when the I²C mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

| Register | | | | В | Bit | | | |
|----------|---------|--------|---------|---------|---------|---------|---------|---------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIMC0 | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| SIMC1 | HCF | HAAS | HBB | HTX | TXAK | SRW | IAMWU | RXAK |
| SIMD | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| SIMA | SIMA6 | SIMA5 | SIMA4 | SIMA3 | SIMA2 | SIMA1 | SIMA0 | D0 |
| SIMTOC | SIMTOEN | SIMTOF | SIMTOS5 | SIMTOS4 | SIMTOS3 | SIMTOS2 | SIMTOS1 | SIMTOS0 |

I²C Register List

I²C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the I²C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I²C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I²C bus must be made via the SIMD register.

SIMD Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | х | х | х | х | х | x | х | х |

"x": unknown

Bit 7~0 **D7~D0**: USIM SPI/I²C data register bit 7 ~ bit 0

I²C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim1$ of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I²C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected.

SIMA Register

| ĺ | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|-------|-------|-------|-------|-------|-------|-------|-----|
| | Name | SIMA6 | SIMA5 | SIMA4 | SIMA3 | SIMA2 | SIMA1 | SIMA0 | D0 |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| | POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~1 SIMA6~SIMA0: I²C slave address

SIMA6~SIMA0 is the 7-bit I²C slave address.

Bit 0 **D0**: Reserved bit, can be read or written by application program



I²C Control Registers

There are three control registers for the I²C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to select the I²C slave mode and debounce time. The SIMC1 register contains the relevant flags which are used to indicate the I²C communication status. Another register, SIMTOC, is used to control the I²C time-out function and is described in the corresponding section.

SIMC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|-----|---------|---------|-------|--------|
| Name | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 SIM2~SIM0: USIM SPI/I2C Operating Mode Control

000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is f_{SYS}/16

010: SPI master mode; SPI clock is fsys/64

011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is CTM CCRP match frequency/2

101: SPI slave mode

- 110: I2C slave mode
- 111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I²C operating mode of the USIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from CTM and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 UMD: UART mode selection bit

0: SPI or I2C mode

1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I^2C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be set low for SPI or I^2C mode.

Bit 3~2 SIMDEB1~SIMDEB0: I²C Debounce Time Selection

00: No debounce

- 01: 2 system clock debounce
- 10: 4 system clock debounce
- 11: 4 system clock debounce

SIMEN: USIM SPI/I2C Enable Control

These bits are used to select the I²C debounce time when the USIM is configured as the I²C interface function by setting the UMD bit to "0" and SIM2~SIM0 bits to "110".

Bit 1

0: Disable 1: Enable

The bit is the overall on/off control for the USIM SPI/I²C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I²C interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I²C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I²C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the USIM is configured to operate as an I²C interface via the UMD and SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.



Bit 0 SIMICF: USIM SPI Incomplete Flag This bit is only available when the USIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

SIMC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|--|--|--|--|--|---|--|
| Name | HCF | HAAS | HBB | HTX | TXAK | SRW | IAMWU | RXAK |
| R/W | R | R | R | R/W | R/W | R | R/W | R |
| POR | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| it 7 | 0: Data 1: Con The HC transferr | | ansferred an 8-bit dat ne data tran completion | a transfer nsfer flag. | This flag | | o when da g will go h | |
| Bit 6 | 0: Not 1: Add The HA device a | - | ttch the address e same as t | match flag he master t | ransmit ad | dress. If the | determine i e addresses | |
| Bit 5 | HBB: I ² 0: I ² C 1: I ² C The HB which w | C Bus busy Bus is not b Bus is busy B flag is th | flag ousy ne I ² C busy hen a STA | / flag. This RT signal i | flag will s detected. | be "1" whe The flag w | en the I ² C b vill be set to | |
| Bit 4 | HTX: I ² 0: Slav | C slave dev ve device is ve device is | vice is trans the receive | mitter or re r | - | | | |
| Bit 3 | TXAK: 0: Slav 1: Slav The TXA of data, | I ² C Bus tra ve send ack ve do not se AK bit is the this bit will | nsmit ackn nowledge fl nd acknow e transmit a l be transm | owledge fla ag ledge flag icknowledg itted to the | e flag. Afte bus on the | 9th clock | device recei from the sla r data is rec | ave devic |
| Bit 2 | SRW: 1 ² 0: Slav 1: Slav The SR the mas transmitt the slave mode or from the is zero, | C Slave Re re device sh re device sh W flag is ter device ted address e device wil receive mu e bus, so th the master | ad/Write fla iould be in the I ² C Sla wishes to and slave a l check the ode. If the ie slave der will write of | ag receive mod transmit mod ave Read/ ¹ transmit of ddress is m SRW flag i SRW flag i vice should | de Write flag, receive d latch, that is to determin s high, the l be in tran | . This flag ata from tl s when the e whether i master is r usmit mode | determine he I ² C bus. HAAS flag t should be equesting to When the we device sl | es wheth When th is set hig in transm o read da s SRW fla |
| Bit 1 | IAMWU 0: Disa 1: Ena This bit or IDLE IDLE m | ble should be s Mode. If t ode to enab | ess Match V set high to the IAMW ole the I ² C a | enable the U bit has b address ma | ¹² C address een set bef tch wake u | ore enterin p, then this | ke up from g either the bit must be on device o | SLEEP of cleared |



Bit 0 **RXAK**: I²C Bus Receive acknowledge flag 0: Slave receive acknowledge flag

1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.

I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an USIM interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I²C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1


Set the UMD, SIM2~SIM0 and SIMEN bits in the SIMC0 register to "0", "110" and "1" respectively to enable the I²C bus.

• Step 2

Write the slave address of the device to the I²C bus address register SIMA.

• Step 3

Set the USIME interrupt enable bit of the interrupt control register to enable the USIM interrupt.





I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

I²C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal USIM I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an USIM I²C bus interrupt signal can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I²C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

I²C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal


After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".



I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



I²C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.






I²C Bus ISR Flow Chart

I²C Time-out Control

In order to reduce the problem of I²C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I²C is not received for a while, then the I²C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I²C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I²C "STOP" condition occurs.



When an I²C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the USIM interrupt vector. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

| Registers | After I ² C Time-out |
|-------------------|---------------------------------|
| SIMD, SIMA, SIMC0 | No change |
| SIMC1 | Reset to POR condition |

| I ² C Registers | after | Time-out |
|----------------------------|-------|----------|
|----------------------------|-------|----------|

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula: $((1\sim64)\times32)/f_{SUB}$. This gives a time-out period which ranges from about 1ms to 64ms.

SIMTOC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|--------|---------|---------|---------|---------|---------|---------|
| Name | SIMTOEN | SIMTOF | SIMTOS5 | SIMTOS4 | SIMTOS3 | SIMTOS2 | SIMTOS1 | SIMTOS0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | 7 SIMTOEN: USIM I ² C Time-out control |
|-----|--|
| | 0: Disable |
| | 1: Enable |
| Bit | 6 SIMTOF : USIM I ² C Time-out flag |
| | 0: No time-out occurred |
| | 1: Time-out occurred |
| | This bit is set high when time-out occurs and can only be cleared to zero by application |
| | program. |
| Bit | 5~0 SIMTOS5~SIMTOS0 : USIM I ² C Time-out period selection |
| | I^2C time-out clock source is $f_{SUB}/32$. |
| | I^2C time and time is smaller (CDMTCC[5:0]+1) \times (22/5) |

I²C time-out time is equal to (SIMTOS[5:0]+1)×(32/ f_{SUB}).

UART Interface


The devices contain an integrated full-duplex or half-duplex asynchronous serial communication UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function shares the same internal interrupt vector with the SPI and I²C interfaces which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex or half-duplex (single wire mode) asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)




- Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- URX/UTX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver Full
 - Receiver Overrun
 - Address Mode Detect



MCU Data Bus

UART Data Transfer Block Diagram – USWM=0



UART Data Transfer Block Diagram – USWM=1

UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as UTX pin and URX/UTX pin, which are pin-shared with I/O or other pin functions. The UTX and URX/UTX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UMD bit, the UREN bit, the UTXEN or URXEN bits, if set, will setup these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the UTX or URX/UTX pin function is disabled by clearing the UMD, UREN, UTXEN or URXEN bit, the UTX or URX/UTX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the UTX or URX/UTX pin or not is determined by the corresponding I/O pull-high function control bit.



UART Single Wire Mode

The UART function also supports a Single Wire Mode communication which is selected using the USWM bit in the UUCR3 register. When the USWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single URX/UTX pin can be used to transmit and receive data depending upon the corresponding control bits. When the URXEN bit is set high, the URX/UTX pin is used as a receiver pin. When the URXEN bit is cleared to zero and the UTXEN bit is set high, the URX/UTX pin will act as a transmitter pin.

It is recommended not to set both the URXEN and UTXEN bits high in the single wire mode. If both the URXEN and UTXEN bits are set high, the URXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the UTX pin mentioned in this chapter should be replaced by the URX/UTX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the UTX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the URX/UTX and UTX pins.

UART Data Transfer Scheme

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the UTXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the UTX pin at a rate controlled by the Baud Rate Generator. Only the UTXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external URX/UTX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal UTXR_RXR register, where it is buffered and can be manipulated by the application program. Only the UTXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the UTXR_RXR register is used for both data transmission and data reception.

UART Status and Control Registers

There are seven control registers associated with the UART function. The UMD bit in the SIMC0 register can be used to select the UART interface. The USWM bit in the UUCR3 register is used to enable/disable the UART Single Wire Mode. The UUSR, UUCR1 and UUCR2 registers control the overall function of the UART, while the UBRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the UTXR_RXR data register. Note that UART related registers and their POR values are only available when the UART mode is selected by setting the UMD bit in the SIMC0 register to "1".

| Register | | | | E | Bit | | | |
|----------|-------|-------|-------|--------|---------|---------|--------|--------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIMC0 | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| UUSR | UPERR | UNF | UFERR | UOERR | URIDLE | URXIF | UTIDLE | UTXIF |
| UUCR1 | UREN | UBNO | UPREN | UPRT | USTOPS | UTXBRK | URX8 | UTX8 |
| UUCR2 | UTXEN | URXEN | UBRGH | UADDEN | UWAKE | URIE | UTIIE | UTEIE |



| Register | | | | В | lit | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UUCR3 | _ | | | _ | _ | _ | | USWM |
| UTXR_RXR | UTXRX7 | UTXRX6 | UTXRX5 | UTXRX4 | UTXRX3 | UTXRX2 | UTXRX1 | UTXRX0 |
| UBRG | UBRG7 | UBRG6 | UBRG5 | UBRG4 | UBRG3 | UBRG2 | UBRG1 | UBRG0 |

| LIADT | Deviator | 1.104 |
|-------|----------|-------|
| UARI | Register | LISU |

SIMC0 Register

Bit 4

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|-----|---------|---------|-------|--------|
| Name | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 SIM2~SIM0: USIM SPI/I²C Operating Mode Control

When the UMD bit is cleared to zero, these bits setup the SPI or I^2C operating mode of the USIM function. Refer to the SPI or I^2C register section for more details.

UMD: UART mode selection bit

- 0: SPI or I²C mode
- 1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be set low for SPI or I²C mode.

- Bit 3~2 SIMDEB1~SIMDEB0: I²C Debounce Time Selection
- Refer to the I²C register section.

 Bit 1
 SIMEN: USIM SPI/I²C Enable Control

 This bit is only available when the USIM is configured to operate in an SPI or I²C mode with the UMD bit set low. Refer to the SPI or I²C register section for more details.

Bit 0 SIMICF: USIM SPI Incomplete Flag Refer to the SPI register section.

UUSR Register

The UUSR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the UUSR register are read only. Further explanation on each of the flags is given below:

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-----|-------|-------|--------|-------|--------|-------|
| Name | UPERR | UNF | UFERR | UOERR | URIDLE | URXIF | UTIDLE | UTXIF |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

Bit 7 UPERR: Parity error flag

0: No parity error is detected

1: Parity error is detected

The UPERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared to zero by a software sequence which involves a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 6 UNF: Noise flag

- 0: No noise is detected
- 1: Noise is detected

The UNF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The UNF flag is set during the same cycle as the URXIF flag but will not be set in the case of as overrun. The UNF flag can be cleared to zero by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR RXR data register.

Bit 5 UFERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The UFERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared to zero by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 4 **UOERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The UOERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the UTXR_RXR receive data register. The flag is cleared to zero by a software sequence, which is a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 3 URIDLE: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The URIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the URIDLE bit is "1" indicating that the UART receiver is idle and the URX/UTX pin stays in logic high condition.

Bit 2

URXIF: Receive UTXR_RXR data register status

0: UTXR_RXR data register is empty

1: UTXR_RXR data register has available data

The URXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the UTXR_RXR read data register is empty. When the flag is "1", it indicates that the UTXR_RXR read data register contains new data. When the contents of the shift register are transferred to the UTXR_RXR register, an interrupt is generated if URIE=1 in the UUCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags UNF, UFERR, and/or UPERR are set within the same clock cycle. The URXIF flag will eventually be cleared to zero when the UUSR register is read with URXIF set, followed by a read from the UTXR_RXR register, and if the UTXR_RXR register has no more new data available.

Bit 1 UTIDLE: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The UTIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the UTXIF flag is "1" and when there is no transmit data or break character being transmitted. When UTIDLE is equal to "1", the UTX pin becomes idle with the pin state in logic high condition. The UTIDLE flag is cleared to zero by reading the UUSR register with UTIDLE set and then writing to the UTXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.



Bit 0

UTXIF: Transmit UTXR_RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (UTXR_RXR data register is empty)

The UTXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the UTXR_RXR data register. The UTXIF flag is cleared to zero by reading the UART status register (UUSR) with UTXIF set and then writing to the UTXR_RXR data register. Note that when the UTXEN bit is set, the UTXIF flag bit will also be set since the transmit data register is not yet full.

UUCR1 Register

The UUCR1 register together with the UUCR2 and UUCR3 registers are the three UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-------|------|--------|--------|------|------|
| Name | UREN | UBNO | UPREN | UPRT | USTOPS | UTXBRK | URX8 | UTX8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | х | 0 |

"x": unknown

Bit 7 UREN: UART function enable control

0: Disable UART. UTX and URX/UTX pins are in a floating state

1: Enable UART. UTX and URX/UTX pins function as UART pins

The UREN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the URX/UTX pin as well as the UTX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled if the UMD bit is set and the UTX and URX/UTX pins will function as defined by the USWM mode selection bit together with the UTXEN and URXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF bits will be cleared to zero, while the UTIDLE, UTXIF and URIDLE bits will be set high. Other control bits in UUCR1, UUCR2, UUCR3 and UBRG registers will remain unaffected. If the UART is active and the UREN bit is cleared to zero, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 UBNO: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits URX8 and UTX8 will be used to store the 9th bit of the received and transmitted data respectively.

Bit 5 UPREN: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.

| Bit 4 | UPRT: Parity type selection bit 0: Even parity for parity generator 1: Odd parity for parity generator |
|-------|--|
| | This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected. |
| Bit 3 | USTOPS: Number of Stop bits selection0: One stop bit format is used1: Two stop bits format is usedThis bit determines if one or two stop bits are to be used. When this bit is equal to "1", |
| | two stop bits are used. If this bit is equal to "0", then only one stop bit is used. |
| Bit 2 | UTXBRK: Transmit break character 0: No break character is transmitted 1: Break characters transmit |
| | The UTXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the UTX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the UTXBRK bit is reset. |
| Bit 1 | URX8: Receive data bit 8 for 9-bit data transfer format (read only) |
| | This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as URX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format. |
| Bit 0 | UTX8: Transmit data bit 8 for 9-bit data transfer format (write only) |
| | This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as UTX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format. |

UUCR2 Register

The UUCR2 register is the second of the UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various USIM UART mode interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|--------|-------|------|-------|-------|
| Name | UTXEN | URXEN | UBRGH | UADDEN | UWAKE | URIE | UTIIE | UTEIE |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 UTXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named UTXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the UTX pin will be set in a floating state.

If the UTXEN bit is equal to "1" and the UMD and UREN bit are also equal to "1", the transmitter will be enabled and the UTX pin will be controlled by the UART. Clearing the UTXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the UTX pin will be set in a floating state.

Bit 6 URXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled



The bit named URXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the URX/UTX pin will be set in a floating state. If the URXEN bit is equal to "1" and the UMD and UREN bit are also equal to "1", the receiver will be enabled and the URX/UTX pin will be controlled by the UART. Clearing the URXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the URX/UTX pin will be set in a floating state.

Bit 5

Bit 3

Bit 1

UBRGH: Baud Rate speed selection

0: Low speed baud rate 1: High speed baud rate

The bit named UBRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register UBRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 UADDEN: Address detect function enable control 0: Address detect function is disabled

1: Address detect function is enabled

The bit named UADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to UTXRX7 if UBNO=0 or the 9th bit, which corresponds to UTXRX7 if UBNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of UBNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

UWAKE: URX/UTX pin wake-up UART function enable control

0: URX/UTX pin wake-up UART function is disabled

1: URX/UTX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the URX/UTX pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no URX/UTX pin wake-up UART function if the UART clock (f_H) exists. If the UWAKE bit is set high as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the URX/UTX pin occurs. When this request happens and the corresponding interrupt is enabled, an URX/UTX pin wake-up UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the URX/UTX pin when the UWAKE bit is cleared to zero.

Bit 2 URIE: Receiver interrupt enable control

0: Receiver related interrupt is disabled

1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag UOERR or receive data available flag URXIF is set, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UOERR or URXIF flags.

UTHE: Transmitter Idle interrupt enable control

0: Transmitter idle interrupt is disabled

1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag UTIDLE is set, due to a transmitter idle condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UTIDLE flag.



Bit 0 UTEIE: Transmitter Empty interrupt enable control

0: Transmitter empty interrupt is disabled

1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag UTXIF is set, due to a transmitter empty condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UTXIF flag.

UUCR3 Register

The UUCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, URX/UTX, together with the control of the URXEN and UTXEN bits in the UUCR2 register.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---|------|
| Name | — | — | — | — | — | — | _ | USWM |
| R/W | — | — | — | — | — | — | _ | R/W |
| POR | | | — | — | _ | — | | 0 |

Bit 7~1 Unimplemented, read as "0"

USWM: Single Wire Mode enable control

0: Disable, the URX/UTX pin is used as UART receiver function only

1: Enable, the URX/UTX pin can be used as UART receiver or transmitter function controlled by the URXEN and UTXEN bits

Note that when the Single Wire Mode is enabled, if both the URXEN and UTXEN bits are high, the URX/UTX pin will just be used as UART receiver input.

• UTXR_RXR Register

The UTXR_RXR register is the data register which is used to store the data to be transmitted on the UTX pin or being received from the URX/UTX pin.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | UTXRX7 | UTXRX6 | UTXRX5 | UTXRX4 | UTXRX3 | UTXRX2 | UTXRX1 | UTXRX0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | х | х | х | х | х | х | х | х |

"x": unknown

Bit 7~0 UTXRX7~UTXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

UBRG Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | UBRG7 | UBRG6 | UBRG5 | UBRG4 | UBRG3 | UBRG2 | UBRG1 | UBRG0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | х | х | х | х | х | х | х | х |

"x": unknown

Bit 7~0 UBRG7~UBRG0: Baud Rate values

By programming the UBRGH bit in UUCR2 register which allows selection of the related formula described above and programming the required value in the UBRG register, the required baud rate can be setup.

Note: Baud rate= $f_H/[64\times(N+1)]$ if UBRGH=0.

Baud rate= $f_H/[16 \times (N+1)]$ if UBRGH=1.

Bit 0



Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register UBRG and the second is the value of the UBRGH bit in the control register UUCR2. The UBRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the UBRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the UBRG register and has a range of between 0 and 255.

| UUCR2 UBRGH Bit | 0 | 1 |
|-----------------|----------------------------|----------------------------|
| Baud Rate (BR) | f _H /[64 (N+1)] | f _H /[16 (N+1)] |

By programming the UBRGH bit which allows selection of the related formula and programming the required value in the UBRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the UBRG register, there will be an error associated between the actual and requested value. The following example shows how the UBRG register value N and the error value can be calculated.

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with UBRGH cleared to zero determine the UBRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate BR=f_{\rm H}/[64~(N+1)]

Re-arranging this equation gives $N=[f_H/(BR\times 64)]-1$

Giving a value for N=[4000000/(4800×64)]-1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the UBRG register. This gives an actual or calculated baud rate value of $BR=4000000/[64\times(12+1)]=4808$

Therefore the error is equal to (4808 - 4800)/4800=0.16%

UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding UBNO, UPRT, UPREN, and USTOPS bits in the UUCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UREN bit in the UUCR1 register. When the UART mode is selected by setting the UMD bit in the SIMC0 register to "1", if the UREN, UTXEN and URXEN bits are set, then these two UART pins will act as normal UTX output pin and URX/UTX input pin respectively. If no data is being transmitted on the UTX pin, then it will default to a logic high value.



Clearing the UREN bit will disable the UTX and URX/UTX pin and allow these pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF being cleared while bits UTIDLE, UTXIF and URIDLE will be set. The remaining control bits in the UUCR1, UUCR2, UUCR3 and UBRG registers will remain unaffected. If the UREN bit in the UUCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.


Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UUCR1 register. The UBNO bit controls the number of data bits which can be set to either 8 or 9, the UPRT bit controls the choice of odd or even parity, the UPREN bit controls the parity on/off function and the USTOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

| Start Bit | Data Bits | Address Bit | Parity Bit | Stop Bit |
|----------------|-----------------|-------------|------------|----------|
| Example of 8-l | oit Data Format | S | | |
| 1 | 8 | 0 | 0 | 1 |
| 1 | 7 | 0 | 1 | 1 |
| 1 | 7 | 1 | 0 | 1 |
| Example of 9-l | oit Data Format | s | | |
| 1 | 9 | 0 | 0 | 1 |
| 1 | 8 | 0 | 1 | 1 |
| 1 | 8 | 1 | 0 | 1 |

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the UBNO bit in the UUCR1 register. When UBNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the UTX8 bit in the UUCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the UTXR_RXR register. The data to be transmitted is loaded into this UTXR_RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this

stop bit has been transmitted, the TSR can then be loaded with new data from the UTXR_RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the UTXEN bit is set, but the data will not be transmitted until the UTXR_RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the UTXR_RXR register, after which the UTXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the UTXR_RXR register will result in an immediate transfer to the TSR. If during a transmission the UTXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The UTX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UART is transmitting data, the data is shifted on the UTX pin from the shift register, with the least significant bit first. In the transmit mode, the UTXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the UTX8 bit in the UUCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the UBNO, UPRT, UPREN and USTOPS bits to define the required word length, parity type and number of stop bits.
- Setup the UBRG register to select the desired baud rate.
- Set the UTXEN bit ensure that the UTX pin is used as a UART transmitter pin.
- Access the UUSR register and write the data that is to be transmitted into the UTXR_RXR register. Note that this step will clear the UTXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when UTXIF=0, data will be inhibited from being written to the UTXR_RXR register. Clearing the UTXIF flag is always achieved using the following software sequence:

1. A UUSR register access

2. A UTXR_RXR register write execution

The read-only UTXIF flag is set by the UART hardware and if set indicates that the UTXR_RXR register is empty and that other data can now be written into the UTXR_RXR register without overwriting the previous data. If the UTEIE bit is set then the UTXIF flag will generate an interrupt.

During a data transmission, a write instruction to the UTXR_RXR register will place the data into the UTXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the UTXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the UTXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the UTIDLE bit will be set. To clear the UTIDLE bit the following software sequence is used:

- 1. A UUSR register access
- 2. A UTXR_RXR register write execution

Note that both the UTXIF and UTIDLE bits are cleared by the same software sequence.



Transmitting Break

If the UTXBRK bit is set high and the state keeps for a time greater than $[(UBRG+1)\times t_{H}]$ while UTIDLE=1, then the break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the UTXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the UTXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the UTXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the UBNO bit is set, the word length will be set to 9 bits with the MSB being stored in the URX8 bit of the UUCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the URX/UTX pin input is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the URX/UTX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external URX/UTX pin input is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the URX/UTX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external URX/UTX pin input, LSB first. In the read mode, the UTXR_RXR register forms a buffer between the internal bus and the receiver shift register. The UTXR_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from UTXR_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error UOERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of UBNO, UPRT and UPREN bits to define the word length, parity type.
- Setup the UBRG register to select the desired baud rate.
- Set the URXEN bit to ensure that the URX/UTX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The URXIF bit in the UUSR register will be set when the UTXR_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the UTXR_RXR register, then if the URIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.



The URXIF bit can be cleared using the following software sequence:

- 1. A UUSR register access
- 2. A UTXR_RXR register read execution

Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the UBNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by UBNO plus one stop bit. The URXIF bit is set, UFERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the URIDLE bit is set. A break is regarded as a character that contains only zeros with the UFERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the UFERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The break character will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the URIDLE read only flag will go high when the stop bits have not yet been received. The received of a break character on the UART registers will result in the following:

- The framing error flag, UFERR, will be set.
- The receive data register, UTXR RXR, will be cleared.
- The UOERR, UNF, UPERR, URIDLE or URXIF flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the UUSR register, otherwise known as the URIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the URIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag URXIF in the UUSR register is set by an edge generated by the receiver. An interrupt is generated if URIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, UTXR_RXR. An overrun error can also generate an interrupt if URIE=1.

Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error – UOERR

The UTXR_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the UTXR_RXR register. If this is not done, the overrun error flag UOERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- · The UOERR flag in the UUSR register will be set.
- The UTXR RXR contents will not be lost.
- The shift register will be overwritten.



• An interrupt will be generated if the URIE bit is set.

The UOERR flag can be cleared by an access to the UUSR register followed by a read to the UTXR_RXR register.

Noise Error – UNF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, UNF, in the UUSR register will be set on the rising edge of the URXIF bit.
- Data will be transferred from the Shift register to the UTXR_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the URXIF bit which itself generates an interrupt.

Note that the UNF flag is reset by a UUSR register read operation followed by a UTXR_RXR register read operation.

Framing Error – UFERR

The read only framing error flag, UFERR, in the UUSR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the UFERR flag will be set. The UFERR flag and the received data will be recorded in the UUSR and UTXR_RXR registers respectively, and the flag is cleared in any reset.

Parity Error – UPERR

The read only parity error flag, UPERR, in the UUSR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, UPREN=1, and if the parity type, odd or even is selected. The read only UPERR flag and the received data will be recorded in the UUSR and UTXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, UFERR and UPERR, in the UUSR register should first be read by the application program before reading the data word.

UART Interrupt Structure


Several individual UART conditions can trigger an USIM interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an URX/UTX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and the USIM interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding UUSR register flags which will generate an USIM interrupt if its associated interrupt enable control bit in the UUCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual USIM UART mode interrupt sources.

The address detect condition, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt when an address detect condition occurs if its function is enabled by setting the UADDEN bit in the UUCR2 register. An URX/UTX pin wakeup, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt if the UART clock (f_H) source is switched off and the UWAKE and URIE bits in the UUCR2 register are set when a falling edge on the URX/UTX pin occurs. Note that in the event of an URX/UTX wake-up interrupt occurring, there will be a certain period of delay,



commonly known as the System Start-up Time, for the oscillator to restart and stabilize before the system resumes normal operation.

Note that the UUSR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the USIM interrupt enable control bit in the interrupt control register of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



UART Interrupt Structure

Address Detect Mode

Setting the Address Detect Mode bit, UADDEN, in the UUCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the URXIF flag. If the UADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the USIME and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if UBNO=1 or the 8th bit if UBNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the UADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the URXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit UPREN to zero.

| UADDEN | 9th bit if UBNO=1, 8th bit if UBNO=0 | USIM Interrupt Generated |
|--------|---|-----------------------------|
| 0 | 0 | \checkmark |
| 0 | 1 | \checkmark |
| 1 | 0 | × |
| I | 1 | |

UADDEN Bit Function



UART Power Down and Wake-up

When the UART clock (f_H) is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock (f_H) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the UUSR, UUCR1, UUCR2, UUCR3, transmit and receive registers, as well as the UBRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver URX/UTX pin wake-up function, which is enabled or disabled by the UWAKE bit in the UUCR2 register. If this bit, along with the UART mode selection bit, UMD, the UART enable bit, UREN, the receiver enable bit, URXEN and the receiver interrupt bit, URIE, are all set when the UART clock (f_H) is off, then a falling edge on the URX/UTX pin will trigger an URX/UTX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the URX/UTX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the USIM interrupt enable bit, USIME, must be set. If the EMI and USIME bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the USIM interrupt will not be generated until after this time has elapsed.

UART Interface

The devices also contain an independent UART function. It is important not to confuse this independent UART function with the additional one contained within the combined USIM function, which is described in another section of this datasheet.


The devices contain an integrated full-duplex or half-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex or half-duplex (single wire mode) asynchronous communication
- 8 or 9 bits character length
- · Even, odd, mark, space or no parity options
- · One or two stop bits configurable for receiver
- Two stop bits for transmitter
- · Baud rate generator with 16-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- 4-byte Deep FIFO Receive Data Buffer
- 1-byte Deep FIFO Transmit Data Buffer




- RX/TX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver Full
 - Receiver Overrun
 - Address Mode Detect



MCU Data Bus





UART Data Transfer Block Diagram - SWM=1

UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as TX pin and RX/TX pin, which are pin-shared with I/O or other pin functions. The TX and RX/TX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will setup these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the TX or RX/TX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX/TX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX/TX pin or not is determined by the corresponding I/O pull-high function control bit.



UART Single Wire Mode

The UART function also supports a Single Wire Mode communication which is selected using the SWM bit in the UCR3 register. When the SWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single RX/TX pin can be used to transmit and receive data depending upon the corresponding control bits. When the RXEN bit is set high, the RX/TX pin is used as a receiver pin. When the RXEN bit is cleared to zero and the TXEN bit is set high, the RX/TX pin will act as a transmitter pin.

It is recommended not to set both the RXEN and TXEN bits high in the single wire mode. If both the RXEN and TXEN bits are set high, the RXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the TX pin mentioned in this chapter should be replaced by the RX/TX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the TX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the RX/TX and TX pins.

UART Data Transfer Scheme

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX/TX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register, TXR_RXR, in the Data Memory.

UART Status and Control Registers

There are nine control registers associated with the UART function. The SWM bit in the UCR3 register is used to enable/disable the UART Single Wire Mode. The USR, UCR1, UCR2, UFCR and RxCNT registers control the overall function of the UART, while the BRDH and BRDL registers control the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR RXR data register.

| Register | Bit | | | | | | | | |
|----------|--------|-------|-------|-------|-------|-------|-------|-------|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| USR | PERR | NF | FERR | OERR | RIDLE | RXIF | TIDLE | TXIF | |
| UCR1 | UARTEN | BNO | PREN | PRT1 | PRT0 | TXBRK | RX8 | TX8 | |
| UCR2 | TXEN | RXEN | STOPS | ADDEN | WAKE | RIE | TIIE | TEIE | |
| UCR3 | — | | — | — | — | — | | SWM | |
| TXR_RXR | TXRX7 | TXRX6 | TXRX5 | TXRX4 | TXRX3 | TXRX2 | TXRX1 | TXRX0 | |
| BRDH | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |



| Register | Bit | | | | | | | | | |
|----------|-----|----|-------|-------|-------|------|--------|--------|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| BRDL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| UFCR | _ | _ | UMOD2 | UMOD1 | UMOD0 | BRDS | RxFTR1 | RxFTR0 | | |
| RxCNT | — | — | — | | — | D2 | D1 | D0 | | |

| UART | Register | List |
|------|----------|------|
|------|----------|------|

USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|----|------|------|-------|------|-------|------|
| Name | PERR | NF | FERR | OERR | RIDLE | RXIF | TIDLE | TXIF |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

Bit 7

PERR: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if the parity is enabled and the parity type (odd, even, mark or space) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 6

NF: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 5 **FERR**: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 2

Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX/TX pin stays in logic high condition.

RXIF: Receive TXR_RXR data register status

0: TXR_RXR data register is empty

1: TXR_RXR data register has available data and reach Receiver FIFO trigger level

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR_RXR read data register is empty. When the flag is "1", it indicates that the TXR_RXR read data register contains new data. When the contents of the shift register are transferred to the TXR_RXR register and reach Receiver FIFO trigger level, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag is cleared when the USR register is read with RXIF set, followed by a read from the TXR_RXR register, and if the TXR_RXR register has no data available.

Bit 1 TIDLE: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0

TXIF: Transmit TXR_RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR_RXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR_RXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the transmit data register is not yet full.

UCR1 Register

The UCR1 register together with the UCR2 and UCR3 registers are the three UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|-----|------|------|------|-------|-----|-----|
| Name | UARTEN | BNO | PREN | PRT1 | PRT0 | TXBRK | RX8 | TX8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | х | 0 |



| Bit 7 | UARTEN: UART function enable control 0: Disable UART. TX and RX/TX pins are in a floating state 1: Enable UART. TX and RX/TX pins function as UART pins |
|----------|--|
| | The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART |
| | will be disabled and the RX/TX pin as well as the TX pin will be set in a floating state. |
| | When the bit is equal to "1", the UART will be enabled and the TX and RX/TX pins will function as defined by the SWM mode selection bit together with the TXEN and |
| | RXEN enable control bits. |
| | When the UART is disabled, it will empty the buffer so any character remaining in the |
| | buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits as well as the RxCNT register will |
| | be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If |
| | the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration. |
| Bit 6 | BNO: Number of data transfer bits selection |
| | 0: 8-bit data transfer |
| | 1: 9-bit data transfer This bit is used to select the data length format, which can have a choice of either |
| | 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the |
| | 9th bit of the received and transmitted data respectively. |
| | Note that the 9th bit of data if BNO=1, or the 8th bit of data if BNO=0, which is used as the parity bit, does not transfer to RX8 or TXR_RXR.7 respectively when the parity function is enabled. |
| Bit 5 | PREN: Parity function enable control |
| | 0: Parity function is disabled 1: Parity function is enabled |
| | This is the parity enable bit. When this bit is equal to "1", the parity function will be |
| | enabled. If the bit is equal to "0", then the parity function will be disabled. Replace the most significant bit position with a parity bit. |
| Bit 4~3 | PRT1~PRT0 : Parity type selection bits |
| Dit + '5 | 00: Even parity for parity generator |
| | 01: Odd parity for parity generator |
| | 10: Mark parity for parity generator |
| | 11: Space parity for parity generator These bits are the parity type selection bits. When these bits are equal to 00b, even parity |
| | type will be selected. If these bits are equal to 01b, then odd parity type will be selected. |
| | If these bits are equal to 10b, then a 1 (Mark) in the parity bit location will be selected. |
| | If these bits are equal to 11b, then a 0 (Space) in the parity bit location will be selected. |
| Bit 2 | TXBRK: Transmit break character |
| | 0: No break character is transmitted 1: Break characters transmit |
| | The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are |
| | no break characters and the TX pin operates normally. When the bit is "1", there are |
| | transmit break characters and the transmitter will send logic zeros. When this bit is |
| | equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset. |
| Bit 1 | RX8 : Receive data bit 8 for 9-bit data transfer format (read only) |
| | This bit is only used if 9-bit data transfers are used, in which case this bit location will |
| | store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format. |



Bit 0 **TX8**: Transmit data bit 8 for 9-bit data transfer format (write only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

UCR2 Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the receiver STOP bit number selection, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-------|-------|------|-----|------|------|
| Name | TXEN | RXEN | STOPS | ADDEN | WAKE | RIE | TIIE | TEIE |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

Bit 6 **RXEN**: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX/TX pin will be set in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX/TX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX/TX pin will be set in a floating state.

Bit 5 STOPS: Number of Stop bits selection for receiver 0: One stop bit format is used

1: Two stop bits format is used

This bit determines if one or two stop bits are to be used for receiver. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used. Two stop bits are used for transmitter.

Bit 4 ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to TXR_RXR.7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit



of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

WAKE: RX/TX pin wake-up UART function enable control Bit 3 0: RX/TX pin wake-up UART function is disabled 1: RX/TX pin wake-up UART function is enabled This bit is used to control the wake-up UART function when a falling edge on the RX/TX pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no RX/TX pin wake-up UART function if the UART clock (f_H) exists. If the WAKE bit is set to 1 as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the RX/TX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX/TX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the RX/TX pin when the WAKE bit is cleared to 0. Bit 2 **RIE**: Receiver interrupt enable control 0: Receiver related interrupt is disabled 1: Receiver related interrupt is enabled This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags. Bit 1 THE: Transmitter Idle interrupt enable control 0: Transmitter idle interrupt is disabled 1: Transmitter idle interrupt is enabled This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag. Bit 0 **TEIE:** Transmitter Empty interrupt enable control 0: Transmitter empty interrupt is disabled 1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

UCR3 Register

Bit 0

The UCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, RX/TX, together with the control of the RXEN and TXEN bits in the UCR2 register.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---|-----|
| Name | — | — | — | — | — | — | — | SWM |
| R/W | _ | — | — | — | _ | — | — | R/W |
| POR | _ | — | — | — | _ | — | — | 0 |

Bit 7~1 Unimplemented, read as "0"

SWM: Single Wire Mode enable control

0: Disable, the RX/TX pin is used as UART receiver function only

1: Enable, the RX/TX pin can be used as UART receiver or transmitter function controlled by the RXEN and TXEN bits

Note that when the Single Wire Mode is enabled, if both the RXEN and TXEN bits are high, the RX/TX pin will just be used as UART receiver input.



• TXR_RXR Register

The TXR_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX/TX pin.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | TXRX7 | TXRX6 | TXRX5 | TXRX4 | TXRX3 | TXRX2 | TXRX1 | TXRX0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | х | х | х | х | х | х | х | х |

"x": unknown

Bit 7~0 TXRX7~TXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

BRDH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: Baud rate divider high byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio. Baud Rate= $f_H / (BRD+UMOD/8)$

BRD=16~65535 or 8~65535 depending on BRDS

- Note: 1. BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.
 - 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
 - 3. The BRDH register should not be modified during data transmission process.

BRDL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: Baud rate divider low byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio. Baud Rate= $f_{H}/(BRD+UMOD/8)$

BRD=16~65535 or 8~65535 depending on BRDS

- Note: 1. BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.
 - 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
 - 3. The BRDL register should not be modified during data transmission process.

UFCR Register

The UFCR register is the FIFO control register which is used for UART modulation control, BRD range selection and trigger level selection for RXIF and interrupt.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|-------|-------|-------|------|--------|--------|
| Name | _ | — | UMOD2 | UMOD1 | UMOD0 | BRDS | RxFTR1 | RxFTR0 |
| R/W | — | — | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 UMOD2~UMOD0: UART Modulation Control bits

The modulation control bits are used to correct the baud rate of the received or transmitted UART signal. These bits determine if the extra UART clock cycle should



be added in a UART bit time. The UMOD2~UMOD0 will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle.

Bit 2 BRDS: BRD range selection

0: BRD range is from 16 to 65535

1: BRD range is from 8 to 65535

The BRDS is used to control the sampling point in a UART bit time. If the BRDS bit is cleared to zero, the sampling point will be BRD/2, BRD/2+1×f_H, and BRD/2+2×f_H in a UART bit time. If the BRDS bit is set high, the sampling point will be BRD/2-1×f_H, BRD/2, and BRD/2+2×f_H in a UART bit time.

Note that the BRDS bit should not be modified during data transmission process.

Bit 1~0 **RxFTR1~RxFTR0**: Receiver FIFO trigger level (bytes)

- 00: 4 bytes in Receiver FIFO
- 01: 1 or more bytes in Receiver FIFO
- 10: 2 or more bytes in Receiver FIFO
- 11: 3 or more bytes in Receiver FIFO

For the receiver these bits define the number of received data bytes in the Receiver FIFO that will trigger the RXIF bit being set high, an interrupt will also be generated if the RIE bit is enabled. To prevent OERR from being set high, the receiver FIFO trigger level can be set to 2 bytes, avoiding an overrun state that cannot be processed by the program in time when more than 4 data bytes are received. After the reset the Receiver FIFO is empty.

RxCNT Register

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which have not been read by the MCU. This register is read only.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|----|----|----|
| Name | — | _ | — | — | _ | D2 | D1 | D0 |
| R/W | _ | — | — | — | — | R | R | R |
| POR | | | _ | _ | | 0 | 0 | 0 |

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 **D2~D0**: Receiver FIFO counter

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which is not read by the MCU. When the Receiver FIFO receives one byte data, the RxCNT will increase by one; when the MCU reads one byte data from Receiver FIFO, the RxCNTn will decrease by one. If there are 4 bytes data in the Receiver FIFO, the 5th data will be saved in the shift register. If there is 6th data, the 6th data will be saved in the shift register. But the RxCNT remains the value of 4. The RxCNT will be cleared when reset occurs or UARTEN=1. This register is read only.

Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 16-bit timer, the period of which is determined by two factors. The first of these is the value placed in the BRDH/BRDL register and the second is the UART modulation control bits UMOD2~UMOD0. To prevent accumulated error of the receiver baud rate frequency, it is recommended to use two stop bits for resynchronization after each byte is received. If a baud rate BR is required with UART clock $f_{\rm H}$.

 $f_{\rm H}\!/BR\!=\!\!Integer\ Part\!+\!Fractional\ Part$

The integer part is loaded into BRD (BRDH/BRDL). The fractional part is multiplied by 8 and rounded, then loaded into UMOD bit field as following:

BRD=TRUNC(f_H/BR)

UMOD=ROUND[MOD(f_H/BR)×8]



Therefore, the actual baud rate is as following:

Baud rate= $f_{\rm H}/[{\rm BRD}+({\rm UMOD}/8)]$

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, determine the BRDH/BRDL register value, the actual baud rate and the error value for a desired baud rate of 230400.

From the above formula, the BRD=TRUNC(f_H/BR)=TRUNC(17.36111)=17

The UMOD=ROUND[MOD(f_H /BR)×8]=ROUND(0.36111×8)=ROUND(2.88888)=3

The actual Baud Rate=f_H/[BRD+(UMOD/8)]=230215.83

Therefore the error is equal to (230215.83-230400)/230400=-0.08%

Modulation Control Example

To get the best-fitting bit sequence for UART modulation control bits UMOD2~UMOD0, the following algorithm can be used: Firstly, the fractional part of the theoretical division factor is multiplied by 8. Then the product will be rounded and UMOD2~UMOD0 bits will be filled with the rounded value. The UMOD2~UMOD0 will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle. The following is an example using the fraction 0.36111 previously calculated: UMOD[2:0]=ROUND(0.36111×8)=011b

| Fraction Addition | Fraction Addition Carry to Bit 3 | | Extra UART Clock Cycle |
|-------------------|----------------------------------|------------|------------------------|
| 0000b+0011b=0011b | No | Start bit | No |
| 0011b+0011b=0110b | No | D0 | No |
| 0110b+0011b=1001b | Yes | D1 | Yes |
| 1001b+0011b=1100b | No | D2 | No |
| 1100b+0011b=1111b | No | D3 | No |
| 1111b+0011b=0010b | Yes | D4 | Yes |
| 0010b+0011b=0101b | No | D5 | No |
| 0101b+0011b=1000b | Yes | D6 | Yes |
| 1000b+0011b=1011b | No | D7 | No |
| 1011b+0011b=1110b | No | Parity bit | No |
| 1110b+0011b=0001b | Yes | Stop bit | Yes |


Baud Rate Correction Example

The following figure presents an example using a baud rate of 230400 generated with UART clock $f_{\rm H}$. The data format for the following figure is: eight data bits, parity enabled, no address bit, two stop bits.

The following figure shows three different frames:

- The upper frame is the correct one, with a bit-length of 17.36 f_H cycles (4000000/230400=17.36).
- The middle frame uses a rough estimate, with 17 f_H cycles for the bit length.
- The lower frame shows a corrected frame using the best fit for the UART modulation control bits UMOD2~UMOD0.





UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd, mark, space or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits along with the parity are setup by programming the BNO, PRT1~PRT0 and PREN bits. The transmitter always uses two stop bits while the receiver uses one or two stop bits which is determined by the STOPS bit. The baud rate used to transmit and receive data is setup using the internal 16-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX/TX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX/TX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF as well as register RxCNT being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.




Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 and UCR2 registers. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT1~PRT0 bits control the choice of odd, even, mark or space parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used for the receiver, while the transmitter always uses two stop bits. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only configurable for the receiver. The transmitter uses two stop bits.

| Start Bit | Data Bits | Address Bit | Parity Bit | Stop Bit | | | | | | |
|----------------|-----------------|-------------|------------|----------|--|--|--|--|--|--|
| Example of 8-b | oit Data Format | s | | | | | | | | |
| 1 | 1 8 0 0 1 or 2 | | | | | | | | | |
| 1 | 7 | 0 | 1 | 1 or 2 | | | | | | |
| 1 | 7 | 1 | 0 | 1 or 2 | | | | | | |
| Example of 9- | oit Data Format | s | | | | | | | | |
| 1 | 9 | 0 | 0 | 1 or 2 | | | | | | |
| 1 | 8 | 0 | 1 | 1 or 2 | | | | | | |
| 1 | 8 | 1 | 0 | 1 or 2 | | | | | | |

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the



TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared functions by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT1~PRT0 and PREN bits to define the required word length and parity type. Two stop bits are used for the transmitter.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR_RXR register. Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR_RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR_RXR register is empty and that other data can now be written into the TXR_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR_RXR register will place the data into the TXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

- 1. A USR register access
- 2. A TXR_RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

Transmitting Break

If the TXBRK bit is set high and the state keeps for a time greater than $(BRD+1)\times t_H$ while TIDLE=1, then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.



UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX/TX pin input is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX/TX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX/TX pin input is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX/TX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external RX/TX pin input, LSB first. In the read mode, the TXR_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR_RXR register is a four byte deep FIFO data buffer, where four bytes can be held in the FIFO while a fifth byte can continue to be received. Note that the application program must ensure that the data is read from TXR_RXR before the fifth byte has been completely shifted in, otherwise this fifth byte will be discarded and an overrun error OERR will be subsequently indicated. For continuous multi-byte data transmission, it is strongly recommended that the receiver uses two stop bits to avoid a receiving error caused by the accumulated error of the receiver baud rate frequency.

The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT1~PRT0, PREN and STOPS bits to define the word length and parity type and number of stop bits.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the RXEN bit to ensure that the RX/TX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR_RXR register has data available, the number of the available data bytes can be checked by polling the RxCNT register content.
- When the contents of the shift register have been transferred to the TXR_RXR register and reach Receiver FIFO trigger level if the RIEn bit is set, then an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR_RXR register read execution

Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO plus one or two stop bits. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one or two stop bits. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are



generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until one or two stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, TXR_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR_RXR. An overrun error can also generate an interrupt if RIE=1.

When a subroutine will be called with an execution time longer than the time for UART to receive five data bytes, if the UART received data could not be read in time during the subroutine execution, clear the RXEN bit to zero in advance to suspend data reception. If the UART interrupt could not be served in time to process the overrun error during the subroutine execution, ensure that both EMI and RXEN bits are disabled during this period, and then enable EMI and RXEN again after the subroutine execution has been completed to continue the UART data reception.

Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error – OERR

The TXR_RXR register is composed of a four byte deep FIFO data buffer, where four bytes can be held in the FIFO register, while a fifth byte can continue to be received. Before this fifth byte has been entirely shifted in, the data should be read from the TXR_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The TXR_RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

When the OERR flag is set to "1", it is necessary to read five data bytes from the four-byte deep receiver FIFO and the shift register immediately to avoid unexpected errors, such as the UART is



unable to receive data. If such an error occurs, clear the RXEN bit to "0" then set it to "1" again to continue data reception.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR_RXR register.

Noise Error – NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR_RXR register read operation.

Framing Error – FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively, and the flag is cleared in any reset.

Parity Error – PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd, even, mark or space, is selected. The read only PERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.


UART Interrupt Structure

Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX/TX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock ($f_{\rm H}$) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX/TX pin occurs.



Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



UART Interrupt Structure

Address Detect Mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

| ADDEN | 9th if BNO=1, 8th if BNO=0 | UART Interrupt Generated | | |
|-------|-------------------------------|-----------------------------|--|--|
| 0 | 0 | \checkmark | | |
| 0 | 1 | \checkmark | | |
| 1 | 0 | × | | |
| I | 1 | \checkmark | | |

| ADDEN | Bit | Function |
|-------|-----|----------|
|-------|-----|----------|



UART Power Down and Wake-up


When the UART clock (f_H) is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock (f_H) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the USR, UCR1, UCR2 UCR3, UFCR, RxCNT, TXR_RXR, as well as the BRDH and BRDL registers will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver RX/TX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the UART clock ($f_{\rm H}$) is off, then a falling edge on the RX/TX pin will trigger an RX/TX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX/TX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and URE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

Comparators

Two independent analog conparators are contained in the devices. The comparator functions offer flexibility via their register controlled features such as power-down, polarity select, hysteresis etc. In sharing their pins with normal I/O pins the comparators do not waste precious I/O pins if the comparator functions are otherwise unused.



Comparator Operation

The devices contain two comparator functions which are used to compare two analog voltages and provide an output based on their input difference.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the corresponding comparator functional pins are selected. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by the hysteresis function which will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level. However, unavoidable input offsets introduce some uncertainties here.



The hysteresis function will also increases the switching offset value. The hysteresis window will be changed for different comparator response time selections. The comparator response time is shown in the comparator electrical characteristics.

Comparator Registers

Full control over each internal comparator is provided via the control register, CMPnC. The comparator output is recorded via a bit in the control register, but can also be transferred out onto a shared I/O pin. Additional comparator functions include output polarity, hysteresis and power down control. As corresponding bits in these registers have identical functions, the following register table applies to the registers.

CMPnC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|--------|---------|-------|---|---|---|----------|
| Name | _ | CMPnEN | CMPnPOL | CMPnO | — | — | — | CMPnHYEN |
| R/W | — | R/W | R/W | R | — | — | — | R/W |
| POR | _ | 0 | 0 | 0 | — | — | — | 1 |

| Unimplemented, read as "0" |
|--|
| CMPnEN : Comparator n Enable Control 0: Disable 1: Enable |
| This is the Comparator n on/off control bit. If the bit is zero, the comparator n will be switched off and no power consumed even if analog voltages are applied to its inputs For power sensitive applications this bit should be cleared to zero if the comparator n is not used or before the device enters the SLEEP or IDLE mode. Note that the comparator n output will ne set low when this bit is cleared to zero. |
| CMPnPOL : Comparator n output polarity Control 0: Output is not inverted 1: Output is inverted |
| This is the Comparator n polarity control bit. If the bit is zero then the comparator n output bit, CMPnO, will reflect the non-inverted output condition of the comparator n If the bit is high the comparator n output bit will be inverted. |
| CMPnO: Comparator n output bit If CMPnPOL=0, 0: C+ < C- 1: C+ > C- If CMPnPOL=1, 0: C+ > C- 1: C+ < C- T: C+ < C- |
| This bit stores the Comparator n output bit. The polarity of the bit is determined by the voltages on the comparator n inputs and by the condition of the CMPnPOL bit. |
| Unimplemented, read as "0" |
| CMPnHYEN : Comparator n hysteresis voltage control 0: Comparator n hysteresis disable 1: Comparator n hysteresis enable |
| |

Refer to Comparator n Characteristics section.



Comparator Interrupt

The comparator possesses its own interrupt function. When the comparator output bit changes state, its relevant interrupt flag will be set, and if the corresponding interrupt enable bit is set, then a jump to its relevant interrupt vector will be executed. If the microcontroller is in the SLEEP or IDLE Mode and the comparator is enabled, then if the external input lines cause the comparator output bit to change state, the resulting generated interrupt flag will also generate a wake-up. If it is required to disable a wake-up from occurring, then the interrupt flag should be first set high before entering the SLEEP or IDLE Mode.

Programming Considerations

If the comparator is enabled, it will remain active when the microcontroller enters the SLEEP or IDLE Mode, however as it will consume a certain amount of power, the user may wish to consider disabling it before the SLEEP or IDLE Mode is entered. As comparator pins are shared with normal I/O pins the I/O data bits for these pins will be read as zero regardless of the port control register bit value due to normal I/O path being switched off if the comparator function is enabled.

Low Voltage Detector – LVD

The devices have a Low Voltage Detector function, also known as LVD. This enabled the devices to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

LVDC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--|-------------|-----------|-------|---|-------|-------|-------|
| Name | — | — | LVDO | LVDEN | — | VLVD2 | VLVD1 | VLVD0 |
| R/W | _ | _ | R | R/W | — | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | _ | 0 | 0 | 0 |
| Bit 7~6 | Unimplemented, read as "0" | | | | | | | |
| Bit 5 | LVDO: LVD output flag 0: No Low Voltage Detected 1: Low Voltage Detected | | | | | | | |
| Bit 4 | LVDEN : Low voltage detector enable control 0: Disable 1: Enable | | | | | | | |
| Bit 3 | Unimple | mented, rea | ad as "0" | | | | | |




| Bit 2~0 | VLVD2~VLVD0: LVD voltage selection |
|---------|------------------------------------|
| | 000: 1.8V |
| | $001 \cdot 2 0 V$ |

| 001: 2.0V |
|-----------|
| 010: 2.4V |
| 011: 2.7V |
| 100: 3.0V |
| 101: 3.3V |
| 110: 3.6V |
| 111: 4.0V |

LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 1.8V and 4.0V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device enters the SLEEP Mode, the low voltage detector will automatically be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the V_{DD} voltage may rise and fall rather slowly, at the voltage nears that of V_{LVD} , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt which is contained within one of the Multifunction interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVD} after the LVDO bit has been set high by a low voltage condition. When the device is powered down the Low Voltage Detector will remain active if the LVDEN bit is high. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if V_{DD} falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode. However, if the Low Voltage Detector wake up function is not required, then the LVF flag should be first set high before the device enters the IDLE Mode.

Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The devices contain several external interrupt and internal interrupts functions. The external interrupts are generated by the action of the external INT0~INT2 pins, while the internal interrupts are generated by various internal functions such as the TMs, Time Base, LVD, EEPROM, SIM, UART and the A/D converter, etc.



Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTCO~INTC2 registers which setup the primary interrupts, the second is the MFI0~MFI1 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual interrupts as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

| Function | Enable Bit | Request Flag | Notes |
|---------------------------------|------------|--------------|-------|
| Global | EMI | _ | |
| INTn Pins | INTnE | INTnF | n=0~1 |
| A/D Converter | ADE | ADF | _ |
| Multi-function | MFnE | MFnF | n=0~1 |
| Comparator | CPnE | CPnF | n=0~1 |
| Time Base | TBnE | TBnF | n=0~1 |
| LVD | LVE | LVF | _ |
| EEPROM erase or write operation | DEE | DEF | _ |
| USIM | USIME | USIMF | _ |
| UART | URE | URF | |
| СТМ | CTMPE | CTMPF | |
| CTM | CTMAE | CTMAF | · |
| | PTMPE | PTMPF | |
| PTM | PTMAE | PTMAF | |
| CTM | STMPE | STMPF | |
| STM | STMAE | STMAF | |

Interrupt Register Bit Naming Conventions

| Register | Bit | | | | | | | |
|----------|-------|-------|-------|--------------|--------|--------|--------|--------|
| Name 7 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTEG | — | _ | — | _ | INT1S1 | INT1S0 | INT0S1 | INT0S0 |
| INTC0 | — | MF0F | CP0F | INT0F | MF0E | CP0E | INT0E | EMI |
| INTC1 | TB1F | TB0F | ADF | MF1F | TB1E | TB0E | ADE | MF1E |
| INTC2 | URF | USIMF | CP1F | INT1F | URE | USIME | CP1E | INT1E |
| MFI0 | CTMAF | CTMPF | STMAF | STMPF | CTMAE | CTMPE | STMAE | STMPE |
| MFI1 | DEF | LVF | PTMAF | PTMPF | DEE | LVE | PTMAE | PTMPE |

Interrupt Register List

INTEG Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|--------|--------|--------|--------|
| Name | — | _ | — | — | INT1S1 | INT1S0 | INT0S1 | INT0S0 |
| R/W | _ | — | — | — | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | 0 | 0 | 0 | 0 |

Bit 7~4 Unimplemented, read as "0"



Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges

INTC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|-------|--------------------------------------|--|--------------|--------------|------|------|-------|-----|--|--|--|--|
| Name | _ | MF0F | CP0F | INT0F | MF0E | CP0E | INT0E | EMI | | | | |
| R/W | _ | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| POR | — | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| Bit 7 | Unimple | Unimplemented, read as "0" | | | | | | | | | | |
| Bit 6 | 0: No 1 | MF0F: Multi-function 0 interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | |
| Bit 5 | 0: No 1 | CP0F : Comparator 0 interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | |
| Bit 4 | 0: No 1 | INT0F: INT0 interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | |
| Bit 3 | MF0E : 1 0: Disa 1: Ena | able | ion 0 interr | upt control | | | | | | | | |
| Bit 2 | CP0E : 0 0: Disa 1: Ena | | 0 interrupt | control | | | | | | | | |
| Bit 1 | 0: Disa | INT0E: INT0 interrupt control 0: Disable 1: Enable | | | | | | | | | | |
| Bit 0 | EMI : Gl 0: Disa 1: Ena | | ipt control | | | | | | | | | |

INTC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-----|------|------|------|-----|------|
| Name | TB1F | TB0F | ADF | MF1F | TB1E | TB0E | ADE | MF1E |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit 7 | TB1F: Time Base 1 interrupt request flag |
|-------|--|
| | 0: No request |
| | 1: Interrupt request |
| Bit 6 | TB0F : Time Base 0 interrupt request flag |
| | 0: No request |

1: Interrupt request



| Bit 5 | ADF: A/D Converter interrupt request flag 0: No request 1: Interrupt request |
|-------|--|
| Bit 4 | MF1F: Multi-function 1 interrupt request flag 0: No request 1: Interrupt request |
| Bit 3 | TB1E : Time Base 1 interrupt control 0: Disable 1: Enable |
| Bit 2 | TB0E : Time Base 0 interrupt control 0: Disable 1: Enable |
| Bit 1 | ADE: A/D Converter interrupt control 0: Disable 1: Enable |
| Bit 0 | MF1E: Multi-function 1 interrupt control 0: Disable 1: Enable |

INTC2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|--|--|--------------|---------|-----|-------|------|-------|--|--|--|
| Name | URF | USIMF | CP1F | INT1F | URE | USIME | CP1E | INT1E | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| POR | 0 0 0 0 0 0 0 0 | | | | | | | | | | |
| Bit 7 | URF: UART transfer interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | |
| Bit 6 | USIMF: USIM interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | |
| Bit 5 | CP1F : Comparator 1 interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | |
| Bit 4 | 0: No 1 | INT1 interr request rrupt reques | | flag | | | | | | | |
| Bit 3 | URE : U 0: Disa 1: Ena | | er interrupt | control | | | | | | | |
| Bit 2 | USIME 0: Disa 1: Ena | | errupt contr | ol | | | | | | | |
| Bit 1 | CP1E : Comparator 1 interrupt control 0: Disable 1: Enable | | | | | | | | | | |
| Bit 0 | INT1E: 0: Disa 1: Ena | | rupt control | | | | | | | | |



| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|---|---------------------------------------|------------|--------------|--------------|---------|-------|-------|--|--|--|
| Name | CTMAF | CTMPF | STMAF | STMPF | CTMAE | CTMPE | STMAE | STMPE | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Bit 7 | 0: No 1 | F: CTM Co request rrupt request | | match Inte | rrupt reque | st flag | | | | | |
| Bit 6 | | | | | | | | | | | |
| Bit 5 | STMAF : STM Comparator A match Interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | |
| Bit 4 | 0: No 1 | : STM Con request rrupt request | | natch Intern | rupt request | flag | | | | | |
| Bit 3 | CTMAI 0: Disa 1: Ena | | mparator A | match Inte | rrupt contro | ol | | | | | |
| Bit 2 | CTMPE 0: Disa 1: Ena | | mparator P | match Inter | rupt contro | 1 | | | | | |
| Bit 1 | STMAE : STM Comparator A match Interrupt control 0: Disable 1: Enable | | | | | | | | | | |
| Bit 0 | 1: Enable STMPE : STM Comparator P match Interrupt control 0: Disable 1: Enable | | | | | | | | | | |

MFI0 Register

MFI1 Register

| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|----|------|--|--|-------|-------------|-------------|--------|-------|-------|--|--|--|--|
| | Name | DEF | LVF | PTMAF | PTMPF | DEE | LVE | PTMAE | PTMPE | | | | |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| | POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| B | it 7 | DEF: Data EEPROM Interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | | |
| Bi | it 6 | LVF: LVD Interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | | |
| B | it 5 | 0: No 1 | T: PTM Cor request rrupt request | | match Inter | rupt reques | t flag | | | | | | |
| Bi | it 4 | PTMPF : PTM Comparator P match Interrupt request flag 0: No request 1: Interrupt request | | | | | | | | | | | |
| B | it 3 | DEE: Data EEPROM Interrupt control 0: Disable 1: Enable | | | | | | | | | | | |



| Bit 2 | LVE: LVD Interrupt control 0: Disable 1: Enable |
|-------|--|
| Bit 1 | PTMAE : PTM Comparator A match Interrupt control 0: Disable 1: Enable |
| Bit 0 | PTMPE : PTM Comparator P match Interrupt control 0: Disable 1: Enable |

Interrupt Operation


When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A or A/D conversion completion, etc, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.





interrupt Struct

External Interrupts

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.



A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Multi-function Interrupts

Within the devices there are two Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM interrupts, LVD interrupt and EEPROM erase or write operation interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.

TM Interrupts

The Compact, Standard and Periodic TMs have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the Multi-function Interrupts. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.



LVD Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.

EEPROM Interrupt

The EEPROM Interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM erase or write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and an EEPROM erase or write cycle ends, a subroutine call to the respective Multi-function Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.


Comparator Interrupts

The comparator interrupts are controlled by the relevant internal comparators. A comparator interrupt request will take place when the comparator interrupt request flag, CPnF, are set, which occurs when the comparator output bit changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, comparator interrupt enable bit, CPnE, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output transition, a subroutine call to the comparator interrupt vector, will take place. When the Comparator interrupt is serviced, the comparator interrupt request flag, CPnF will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signals in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupts is to provide an interrupt signal at fixed time periods. Their respective clock source, f_{PSC0} or f_{PSC1} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits in the PSC0R and PSC1R register respectively.



Time Base Interrupts

PSC0R Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|----------|----------|
| Name | — | — | — | — | — | — | CLKSEL01 | CLKSEL00 |
| R/W | — | — | — | — | — | — | R/W | R/W |
| POR | — | _ | — | — | _ | — | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL01~CLKSEL00: Prescaler 0 clock source fPSC0 selection 00: f_{SYS}

01: f_{sys}/4

 $1x: f_{SUB}$

PSC1R Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|----------|----------|
| Name | _ | _ | — | — | — | — | CLKSEL11 | CLKSEL10 |
| R/W | _ | _ | — | — | — | — | R/W | R/W |
| POR | | _ | _ | _ | — | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL11~CLKSEL10: Prescaler 1 clock source fPSC1 selection

00: f_{sys} 01: f_{sys}/4

 $1x: f_{SUB}$

TB0C Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|---|---|---|---|------|------|------|
| Name | TB0ON | — | | — | — | TB02 | TB01 | TB00 |
| R/W | R/W | — | _ | — | — | R/W | R/W | R/W |
| POR | 0 | — | _ | — | — | 0 | 0 | 0 |

Bit 7 **TB0ON**: Time Base 0 Enable Control

0: Disable

1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Time Base 0 time-out period selection

- 000: $2^{8}/f_{PSC0}$
 - 001: 2⁹/f_{PSC0}
 - $\begin{array}{c} 010: \ 2^{10}\!/f_{PSC0} \\ 011: \ 2^{11}\!/f_{PSC0} \end{array}$
- $100: 2^{12}/f_{PSC0}$
- $100: 2^{12}/f_{PSC0}$ $101: 2^{13}/f_{PSC0}$
- $101: 2^{13}/1_{PSC0}$ $110: 2^{14}/f_{PSC0}$

 $110: 2^{17}/I_{PSC0}$ $111: 2^{15}/f_{PSC0}$



| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---|---|---------|--------------|-----------|---|---|------|------|------|--|--|--|
| | Name | TB1ON | _ | _ | _ | _ | TB12 | TB11 | TB10 | | | |
| | R/W | R/W | — | | — | — | R/W | R/W | R/W | | | |
| | POR | 0 | | | — | | 0 | 0 | 0 | | | |
| | Bit 7 TBION : Time Base 1 Enable Control 0: Disable 1: Enable Dit 6.2 Unimplemented read as "0" | | | | | | | | | | | |
| E | 3it 6~3 | Unimple | emented, rea | ad as "0" | | | | | | | | |
| F | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | | | | | |

TB1C Register

Universal Serial Interface Module Interrupt

The Universal Serial Interface Module Interrupt, also known as the USIM interrupt, will take place when the USIM Interrupt request flag, USIMF, is set. As the USIM interface can operate in three modes which are SPI mode, I²C mode and UART mode, the USIMF flag can be set by different conditions depending on the selected interface mode.

If the SPI or I²C mode is selected, the USIM interrupt can be triggered when a byte of data has been received or transmitted by the SPI/I²C interface, or an I²C slave address match occurs, or an I²C bus time-out occurs. If the UART mode is selected, several individual UART conditions including a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an URX/UTX pin wake-up, can generate a USIM interrupt with the USIMF flag bit set high.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Universal Serial Interface Interrupt enable bit, USIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Universal Serial Interface Interrupt flag, USIMF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Note that if the USIM interrupt is triggered by the UART interface, after the interrupt has been serviced, the UUSR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

UART Interrupt

Several individual UART conditions can generate a UART interrupt. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX/TX pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the UART Interrupt vector, will take place. When the UART Interrupt is serviced, the UART Interrupt flag, URF, will be automatically cleared. The



EMI bit will also be automatically cleared to disable other interrupts. However, the USR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.


Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

| Mnemonic | Description | Cycles | Flag Affected | | | |
|-----------------------|---|-------------------|----------------------|--|--|--|
| Arithmetic | | 1 | 1 | | | |
| ADD A,[m] | Add Data Memory to ACC | 1 | Z, C, AC, OV, SC | | | |
| ADDM A,[m] | Add ACC to Data Memory | 1 ^{Note} | Z, C, AC, OV, SC | | | |
| ADD A,x | Add immediate data to ACC | 1 | Z, C, AC, OV, SC | | | |
| ADC A,[m] | Add Data Memory to ACC with Carry | 1 | Z, C, AC, OV, SC | | | |
| ADCM A,[m] | Add ACC to Data memory with Carry | 1 ^{Note} | Z, C, AC, OV, SC | | | |
| SUB A,x | Subtract immediate data from the ACC | 1 | Z, C, AC, OV, SC, CZ | | | |
| SUB A,[m] | Subtract Data Memory from ACC | 1 | Z, C, AC, OV, SC, CZ | | | |
| SUBM A,[m] | Subtract Data Memory from ACC with result in Data Memory | 1 ^{Note} | Z, C, AC, OV, SC, CZ | | | |
| SBC A,x | Subtract immediate data from ACC with Carry | 1 | Z, C, AC, OV, SC, CZ | | | |
| SBC A,[m] | Subtract Data Memory from ACC with Carry | 1 | Z, C, AC, OV, SC, CZ | | | |
| SBCM A,[m] | Subtract Data Memory from ACC with Carry, result in Data Memory | 1 ^{Note} | Z, C, AC, OV, SC, CZ | | | |
| DAA [m] | Decimal adjust ACC for Addition with result in Data Memory | 1 ^{Note} | С | | | |
| Logic Operation | on | | · | | | |
| AND A,[m] | Logical AND Data Memory to ACC | 1 | Z | | | |
| OR A,[m] | Logical OR Data Memory to ACC | 1 | Z | | | |
| XOR A,[m] | Logical XOR Data Memory to ACC | 1 | Z | | | |
| ANDM A,[m] | Logical AND ACC to Data Memory | 1 ^{Note} | Z | | | |
| ORM A,[m] | Logical OR ACC to Data Memory | 1 ^{Note} | Z | | | |
| XORM A,[m] | Logical XOR ACC to Data Memory | 1 ^{Note} | Z | | | |
| AND A,x | Logical AND immediate Data to ACC | 1 | Z | | | |
| OR A,x | Logical OR immediate Data to ACC | 1 | Z | | | |
| XOR A,x | Logical XOR immediate Data to ACC | 1 | Z | | | |
| CPL [m] | Complement Data Memory | 1 ^{Note} | Z | | | |
| CPLA [m] | Complement Data Memory with result in ACC | 1 | Z | | | |
| Increment & Decrement | | | | | | |
| INCA [m] | Increment Data Memory with result in ACC | 1 | Z | | | |
| INC [m] | Increment Data Memory | 1 ^{Note} | Z | | | |
| DECA [m] | Decrement Data Memory with result in ACC | 1 | Z | | | |
| DEC [m] | Decrement Data Memory | 1 ^{Note} | Z | | | |
| Rotate | | | | | | |
| RRA [m] | Rotate Data Memory right with result in ACC | 1 | None | | | |
| RR [m] | Rotate Data Memory right | 1 ^{Note} | None | | | |
| RRCA [m] | Rotate Data Memory right through Carry with result in ACC | 1 | С | | | |
| RRC [m] | Rotate Data Memory right through Carry | 1 ^{Note} | С | | | |
| RLA [m] | Rotate Data Memory left with result in ACC | 1 | None | | | |
| RL [m] | Rotate Data Memory left | 1 ^{Note} | None | | | |
| RLCA [m] | Rotate Data Memory left through Carry with result in ACC | 1 | С | | | |
| RLC [m] | Rotate Data Memory left through Carry | 1 ^{Note} | С | | | |



| Mnemonic | Description | Cycles | Flag Affected |
|---------------|---|-------------------|---------------|
| Data Move | | | |
| MOV A,[m] | Move Data Memory to ACC | 1 | None |
| MOV [m],A | Move ACC to Data Memory | 1 ^{Note} | None |
| MOV A,x | Move immediate data to ACC | 1 | None |
| Bit Operatior | 1 | | |
| CLR [m].i | Clear bit of Data Memory | 1 ^{Note} | None |
| SET [m].i | Set bit of Data Memory | 1 ^{Note} | None |
| Branch Oper | ation | | |
| JMP addr | Jump unconditionally | 2 | None |
| SZ [m] | Skip if Data Memory is zero | 1 ^{Note} | None |
| SZA [m] | Skip if Data Memory is zero with data movement to ACC | 1 ^{Note} | None |
| SZ [m].i | Skip if bit i of Data Memory is zero | 1 ^{Note} | None |
| SNZ [m] | Skip if Data Memory is not zero | 1 ^{Note} | None |
| SNZ [m].i | Skip if bit i of Data Memory is not zero | 1 ^{Note} | None |
| SIZ [m] | Skip if increment Data Memory is zero | 1 ^{Note} | None |
| SDZ [m] | Skip if decrement Data Memory is zero | 1 ^{Note} | None |
| SIZA [m] | Skip if increment Data Memory is zero with result in ACC | 1 ^{Note} | None |
| SDZA [m] | Skip if decrement Data Memory is zero with result in ACC | 1 ^{Note} | None |
| CALL addr | Subroutine call | 2 | None |
| RET | Return from subroutine | 2 | None |
| RET A,x | Return from subroutine and load immediate data to ACC | 2 | None |
| RETI | Return from interrupt | 2 | None |
| Table Read C | Operation | | |
| TABRD [m] | Read table (specific page) to TBLH and Data Memory | 2 ^{Note} | None |
| TABRDL [m] | Read table (last page) to TBLH and Data Memory | 2 ^{Note} | None |
| ITABRD [m] | Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory | 2 ^{Note} | None |
| ITABRDL [m] | Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory | 2 ^{Note} | None |
| Miscellaneou | IS | | |
| NOP | No operation | 1 | None |
| CLR [m] | Clear Data Memory | 1 ^{Note} | None |
| SET [m] | Set Data Memory | 1 ^{Note} | None |
| CLR WDT | Clear Watchdog Timer | 1 | TO, PDF |
| SWAP [m] | Swap nibbles of Data Memory | 1 ^{Note} | None |
| SWAPA [m] | Swap nibbles of Data Memory with result in ACC | 1 | None |
| HALT | Enter power down mode | 1 | TO, PDF |

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

| Mnemonic | Description | Cycles | Flag Affected | | | | |
|-----------------|---|-------------------|----------------------|--|--|--|--|
| Arithmetic | | | | | | | |
| LADD A,[m] | Add Data Memory to ACC | 2 | Z, C, AC, OV, SC | | | | |
| LADDM A,[m] | Add ACC to Data Memory | 2 ^{Note} | Z, C, AC, OV, SC | | | | |
| LADC A,[m] | Add Data Memory to ACC with Carry | 2 | Z, C, AC, OV, SC | | | | |
| LADCM A,[m] | Add ACC to Data memory with Carry | 2 ^{Note} | Z, C, AC, OV, SC | | | | |
| LSUB A,[m] | Subtract Data Memory from ACC | 2 | Z, C, AC, OV, SC, CZ | | | | |
| LSUBM A,[m] | Subtract Data Memory from ACC with result in Data Memory | 2 ^{Note} | Z, C, AC, OV, SC, CZ | | | | |
| LSBC A,[m] | Subtract Data Memory from ACC with Carry | 2 | Z, C, AC, OV, SC, CZ | | | | |
| LSBCM A,[m] | Subtract Data Memory from ACC with Carry, result in Data Memory | 2 ^{Note} | Z, C, AC, OV, SC, CZ | | | | |
| LDAA [m] | Decimal adjust ACC for Addition with result in Data Memory | 2 ^{Note} | С | | | | |
| Logic Operation | Logic Operation | | | | | | |
| LAND A,[m] | Logical AND Data Memory to ACC | 2 | Z | | | | |
| LOR A,[m] | Logical OR Data Memory to ACC | 2 | Z | | | | |
| LXOR A,[m] | Logical XOR Data Memory to ACC | 2 | Z | | | | |
| LANDM A,[m] | Logical AND ACC to Data Memory | 2 ^{Note} | Z | | | | |
| LORM A,[m] | Logical OR ACC to Data Memory | 2 ^{Note} | Z | | | | |
| LXORM A,[m] | Logical XOR ACC to Data Memory | 2 ^{Note} | Z | | | | |
| LCPL [m] | Complement Data Memory | 2 ^{Note} | Z | | | | |
| LCPLA [m] | Complement Data Memory with result in ACC | 2 | Z | | | | |
| Increment & D | ecrement | | | | | | |
| LINCA [m] | Increment Data Memory with result in ACC | 2 | Z | | | | |
| LINC [m] | Increment Data Memory | 2 ^{Note} | Z | | | | |
| LDECA [m] | Decrement Data Memory with result in ACC | 2 | Z | | | | |
| LDEC [m] | Decrement Data Memory | 2 ^{Note} | Z | | | | |
| Rotate | | | | | | | |
| LRRA [m] | Rotate Data Memory right with result in ACC | 2 | None | | | | |
| LRR [m] | Rotate Data Memory right | 2 ^{Note} | None | | | | |
| LRRCA [m] | Rotate Data Memory right through Carry with result in ACC | 2 | С | | | | |
| LRRC [m] | Rotate Data Memory right through Carry | 2 ^{Note} | С | | | | |
| LRLA [m] | Rotate Data Memory left with result in ACC | 2 | None | | | | |
| LRL [m] | Rotate Data Memory left | 2 ^{Note} | None | | | | |
| LRLCA [m] | Rotate Data Memory left through Carry with result in ACC | 2 | С | | | | |
| LRLC [m] | Rotate Data Memory left through Carry | 2 ^{Note} | С | | | | |
| Data Move | | | | | | | |
| LMOV A,[m] | Move Data Memory to ACC | 2 | None | | | | |
| LMOV [m],A | Move ACC to Data Memory | 2 ^{Note} | None | | | | |
| Bit Operation | | | | | | | |
| LCLR [m].i | Clear bit of Data Memory | 2 ^{Note} | None | | | | |
| LSET [m].i | Set bit of Data Memory | 2 ^{Note} | None | | | | |



| Mnemonic | Description | Cycles | Flag Affected |
|---------------|---|-------------------|---------------|
| Branch | | | |
| LSZ [m] | Skip if Data Memory is zero | 2 ^{Note} | None |
| LSZA [m] | Skip if Data Memory is zero with data movement to ACC | 2 ^{Note} | None |
| LSNZ [m] | Skip if Data Memory is not zero | 2 ^{Note} | None |
| LSZ [m].i | Skip if bit i of Data Memory is zero | 2 ^{Note} | None |
| LSNZ [m].i | Skip if bit i of Data Memory is not zero | 2 ^{Note} | None |
| LSIZ [m] | Skip if increment Data Memory is zero | 2 ^{Note} | None |
| LSDZ [m] | Skip if decrement Data Memory is zero | 2 ^{Note} | None |
| LSIZA [m] | Skip if increment Data Memory is zero with result in ACC | 2 ^{Note} | None |
| LSDZA [m] | Skip if decrement Data Memory is zero with result in ACC | 2 ^{Note} | None |
| Table Read | | | |
| LTABRD [m] | Read table (specific page) to TBLH and Data Memory | 3 ^{Note} | None |
| LTABRDL [m] | Read table (last page) to TBLH and Data Memory | 3 ^{Note} | None |
| LITABRD [m] | Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory | 3 ^{Note} | None |
| LITABRDL [m] | Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory | 3 ^{Note} | None |
| Miscellaneous | 5 | | |
| LCLR [m] | Clear Data Memory | 2 ^{Note} | None |
| LSET [m] | Set Data Memory | 2 ^{Note} | None |
| LSWAP [m] | Swap nibbles of Data Memory | 2 ^{Note} | None |
| LSWAPA [m] | Swap nibbles of Data Memory with result in ACC | 2 | None |

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



Instruction Definition

| ADC A,[m] | Add Data Memory to ACC with Carry |
|---|--|
| Description | The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC + [m] + C$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| ADCM A,[m] | Add ACC to Data Memory with Carry |
| Description | The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory. |
| Operation | $[m] \leftarrow ACC + [m] + C$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| ADD A,[m] | Add Data Memory to ACC |
| Description | The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC + [m]$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| ADD A,x | Add immediate data to ACC |
| Description | The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC + x$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| ADDM A,[m] | Add ACC to Data Memory |
| Description | The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. |
| Operation | $[m] \leftarrow ACC + [m]$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| | |
| AND A,[m] | Logical AND Data Memory to ACC |
| AND A,[m] Description | Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. |
| Description Operation | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND |
| Description | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. |
| Description Operation Affected flag(s) | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z |
| Description Operation | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] |
| Description Operation Affected flag(s) AND A,x | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND |
| Description Operation Affected flag(s) AND A,x Description | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. |
| Description Operation Affected flag(s) AND A,x Description Operation | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC$ "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC$ "AND" x |
| Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z |
| Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) ANDM A,[m] | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC \leftarrow ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. ACC \leftarrow ACC "AND" x Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND |



| | Subroutine call |
|--|--|
| CALL addr Description | Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this |
| Operation | new address. As this instruction requires an additional operation, it is a two cycle instruction. Stack ← Program Counter + 1 |
| Affected flag(s) | Program Counter ← addr None |
| CLR [m] | Clear Data Memory |
| Description | Each bit of the specified Data Memory is cleared to 0. |
| Operation | [m] ← 00H |
| Affected flag(s) | None |
| CLR [m].i | Clear bit of Data Memory |
| Description | Bit i of the specified Data Memory is cleared to 0. |
| Operation | $[m]$.i $\leftarrow 0$ |
| Affected flag(s) | None |
| CLR WDT | Clear Watchdog Timer |
| Description | The TO, PDF flags and the WDT are all cleared. |
| Operation | WDT cleared |
| | $TO \leftarrow 0$ $PDF \leftarrow 0$ |
| Affected flag(s) | TO, PDF |
| CPL [m] | Complement Data Memory |
| Description | Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. |
| | |
| Operation | $[m] \leftarrow \overline{[m]}$ |
| Operation Affected flag(s) | $[m] \leftarrow \overline{[m]}$ Z |
| - | |
| Affected flag(s) | Z |
| Affected flag(s) | Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in |
| Affected flag(s) CPLA [m] Description | Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
| Affected flag(s) CPLA [m] Description Operation Affected flag(s) | Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ |
| Affected flag(s) CPLA [m] Description Operation | Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ Z |
| Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m] | Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow [m]$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition. [m] $\leftarrow ACC + 00H$ or [m] $\leftarrow ACC + 06H$ or [m] $\leftarrow ACC + 60H$ or |
| Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m] Description | Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition. [m] $\leftarrow ACC + 00H$ or [m] $\leftarrow ACC + 06H$ or |



| DEC [m] | Decrement Data Memory |
|---|--|
| Description | Data in the specified Data Memory is decremented by 1. |
| Operation | $[m] \leftarrow [m] - 1$ |
| Affected flag(s) | Z |
| DECA [m] Description | Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. |
| Operation | $ACC \leftarrow [m] - 1$ |
| Affected flag(s) | Z |
| HALT Description | Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. |
| Operation Affected flag(s) | $TO \leftarrow 0$ PDF $\leftarrow 1$ TO, PDF |
| INC [m] | Increment Data Memory |
| Description | Data in the specified Data Memory is incremented by 1. |
| Operation | $[m] \leftarrow [m] + 1$ |
| Affected flag(s) | Z |
| INCA [m] Description Operation Affected flag(s) | Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC \leftarrow [m] + 1 Z |
| JMP addr Description Operation Affected flag(s) | Jump unconditionally The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction. Program Counter ← addr None |
| MOV A,[m] | Move Data Memory to ACC |
| Description | The contents of the specified Data Memory are copied to the Accumulator. |
| Operation | ACC \leftarrow [m] |
| Affected flag(s) | None |
| MOV A,x | Move immediate data to ACC |
| Description | The immediate data specified is loaded into the Accumulator. |
| Operation | ACC $\leftarrow x$ |
| Affected flag(s) | None |
| MOV [m],A | Move ACC to Data Memory |
| Description | The contents of the Accumulator are copied to the specified Data Memory. |
| Operation | [m] ← ACC |
| Affected flag(s) | None |

HT66F2040/HT66F2050 Low Pin Count A/D Flash MCU



| NOP | No operation |
|------------------|--|
| Description | No operation is performed. Execution continues with the next instruction. |
| Operation | No operation |
| Affected flag(s) | None |
| | |
| OR A,[m] | Logical OR Data Memory to ACC |
| Description | Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC "OR" [m]$ |
| Affected flag(s) | Z |
| OR A,x | Logical OR immediate data to ACC |
| Description | Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC "OR" x$ |
| Affected flag(s) | Z |
| | |
| ORM A,[m] | Logical OR ACC to Data Memory |
| Description | Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory. |
| Operation | $[m] \leftarrow ACC "OR" [m]$ |
| Affected flag(s) | Z |
| RET | Return from subroutine |
| Description | The Program Counter is restored from the stack. Program execution continues at the restored address. |
| Operation | Program Counter \leftarrow Stack |
| Affected flag(s) | None |
| | |
| RET A,x | Return from subroutine and load immediate data to ACC |
| Description | The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address. |
| Operation | Program Counter \leftarrow Stack ACC \leftarrow x |
| Affected flag(s) | None |
| RETI | Return from interrupt |
| Description | The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program. |
| Operation | Program Counter \leftarrow Stack EMI $\leftarrow 1$ |
| Affected flag(s) | None |
| RL [m] | Rotate Data Memory left |
| Description | The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. |
| Operation | $[m].(i+1) \leftarrow [m].i; (i=0-6)$ |
| 1. | $[m].0 \leftarrow [m].7$ |
| Affected flag(s) | None |



| RLA [m] Description | Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
|------------------------|---|
| Operation | $ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow [m].7$ |
| Affected flag(s) | None |
| RLC [m] | Rotate Data Memory left through Carry |
| Description | The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0. |
| Operation | $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$ |
| Affected flag(s) | C |
| RLCA [m] | Rotate Data Memory left through Carry with result in ACC |
| Description | Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
| Operation | ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7 |
| Affected flag(s) | C |
| RR [m] | Rotate Data Memory right |
| Description | The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. |
| Operation | $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$ |
| Affected flag(s) | None |
| RRA [m] | Rotate Data Memory right with result in ACC |
| Description | Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
| Operation | ACC.i \leftarrow [m].(i+1); (i=0 \sim 6) ACC.7 \leftarrow [m].0 |
| Affected flag(s) | None |
| RRC [m] | Rotate Data Memory right through Carry |
| Description | The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. |
| Operation | $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$ |
| Affected flag(s) | C |



| RRCA [m] | Rotate Data Memory right through Carry with result in ACC |
|---------------------------|---|
| Description | Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
| Operation | ACC.i ← [m].(i+1); (i=0~6) |
| | $ACC.7 \leftarrow C$ $C \leftarrow [m].0$ |
| Affected flag(s) | C |
| SBC A,[m] | Subtract Data Memory from ACC with Carry |
| Description | The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation | $ACC \leftarrow ACC - [m] - \overline{C}$ |
| Affected flag(s) | OV, Z, AC, C, SC, CZ |
| | |
| SBC A, x | Subtract immediate data from ACC with Carry |
| Description | The immediate data and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation | $ACC \leftarrow ACC - [m] - \overline{C}$ |
| Affected flag(s) | OV, Z, AC, C, SC, CZ |
| CDCM A [m] | Sultan et Dete Menneme frame ACC mith Commente in Dete Menneme |
| SBCM A,[m] Description | Subtract Data Memory from ACC with Carry and result in Data Memory |
| Description | The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation | $[m] \leftarrow ACC - [m] - \overline{C}$ |
| Affected flag(s) | OV, Z, AC, C, SC, CZ |
| SDZ [m] | Skip if decrement Data Memory is 0 |
| Description | The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. |
| Operation | [m] ← [m] − 1 Skip if [m]=0 |
| Affected flag(s) | None |
| SDZA [m] | Skip if decrement Data Memory is zero with result in ACC |
| Description | The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. |
| Operation | $ACC \leftarrow [m] - 1$ Skip if $ACC=0$ |
| Affected flag(s) | None |



| SET [m] Description Operation | Set Data Memory Each bit of the specified Data Memory is set to 1. [m] ← FFH |
|--|--|
| Affected flag(s) | None |
| SET [m].i | Set bit of Data Memory |
| Description | Bit i of the specified Data Memory is set to 1. |
| Operation | $[m]$.i $\leftarrow 1$ |
| Affected flag(s) | None |
| SIZ [m] | Skip if increment Data Memory is 0 |
| Description | The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. |
| Operation | $[m] \leftarrow [m] + 1$ Skip if [m]=0 |
| Affected flag(s) | None |
| SIZA [m] | Skip if increment Data Memory is zero with result in ACC |
| Description | The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. |
| Operation | $ACC \leftarrow [m] + 1$ Skip if $ACC=0$ |
| Affected flag(s) | None |
| SNZ [m].i | Skip if bit i of Data Memory is not 0 |
| Description | If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction. |
| Operation | Skip if $[m].i \neq 0$ |
| Affected flag(s) | None |
| SNZ [m] | Skip if Data Memory is not 0 |
| Description | The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction. |
| Operation | Skip if [m]≠ 0 |
| Affected flag(s) | None |
| SUB A,[m] | Subtract Data Memory from ACC |
| Description | The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation | $ACC \leftarrow ACC - [m]$ |
| Affected flag(s) | OV, Z, AC, C, SC, CZ |



| SUBM A,[m] | Subtract Data Memory from ACC with result in Data Memory |
|------------------|---|
| Description | The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation | $[m] \leftarrow ACC - [m]$ |
| Affected flag(s) | OV, Z, AC, C, SC, CZ |
| SUB A,x | Subtract immediate data from ACC |
| Description | The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation | $ACC \leftarrow ACC - x$ |
| Affected flag(s) | OV, Z, AC, C, SC, CZ |
| SWAP [m] | Swap nibbles of Data Memory |
| Description | The low-order and high-order nibbles of the specified Data Memory are interchanged. |
| Operation | $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$ |
| Affected flag(s) | None |
| SWAPA [m] | Swap nibbles of Data Memory with result in ACC |
| Description | The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. |
| Operation | $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ |
| Affected flag(s) | None |
| SZ [m] | Skip if Data Memory is 0 |
| Description | The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. |
| Operation | Skip if [m]=0 |
| Affected flag(s) | None |
| SZA [m] | Skip if Data Memory is 0 with data movement to ACC |
| Description | The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. |
| Operation | $ACC \leftarrow [m]$ Skip if $[m]=0$ |
| Affected flag(s) | None |
| SZ [m].i | Skip if bit i of Data Memory is 0 |
| Description | If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction. |
| Operation | Skip if [m].i=0 |
| Affected flag(s) | None |



| TABRD [m] | Read table (specific page) to TBLH and Data Memory |
|------------------|--|
| Description | The low byte of the program code (specific page) addressed by the table pointer (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH. |
| Operation | [m] ← program code (low byte) TBLH ← program code (high byte) |
| Affected flag(s) | None |
| TABRDL [m] | Read table (last page) to TBLH and Data Memory |
| Description | The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. |
| Operation | [m] ← program code (low byte) TBLH ← program code (high byte) |
| Affected flag(s) | None |
| ITABRD [m] | Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory |
| Description | Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. |
| Operation | $[m] \leftarrow program code (low byte)$ |
| | TBLH \leftarrow program code (high byte) |
| Affected flag(s) | None |
| ITABRDL [m] | Increment table pointer low byte first and read table (last page) to TBLH and Data Memory |
| Description | Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. |
| Operation | $[m] \leftarrow program code (low byte)$ |
| | TBLH ← program code (high byte) |
| Affected flag(s) | None |
| XOR A,[m] | Logical XOR Data Memory to ACC |
| Description | Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC "XOR" [m]$ |
| Affected flag(s) | Z |
| XORM A,[m] | Logical XOR ACC to Data Memory |
| Description | Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory. |
| Operation | [m] ← ACC "XOR" [m] |
| Affected flag(s) | Z |
| | Logical XOP immediate data to ACC |
| XOR A,x | Logical XOR immediate data to ACC |
| Description | Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC "XOR" x$ |
| Affected flag(s) | Z |



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

| LADC A,[m] | Add Data Memory to ACC with Carry |
|------------------|--|
| Description | The contents of the specified Data Memory, Accumulator and the carry flag are added. |
| | The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC + [m] + C$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| LADCM A,[m] | Add ACC to Data Memory with Carry |
| Description | The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory. |
| Operation | $[m] \leftarrow ACC + [m] + C$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| LADD A,[m] | Add Data Memory to ACC |
| Description | The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC + [m]$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| LADDM A,[m] | Add ACC to Data Memory |
| Description | The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. |
| Operation | $[m] \leftarrow ACC + [m]$ |
| Affected flag(s) | OV, Z, AC, C, SC |
| LAND A,[m] | Logical AND Data Memory to ACC |
| Description | Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC "AND" [m]$ |
| Affected flag(s) | Z |
| LANDM A,[m] | Logical AND ACC to Data Memory |
| Description | Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. |
| Operation | $[m] \leftarrow ACC "AND" [m]$ |
| Affected flag(s) | Z |
| LCLR [m] | Clear Data Memory |
| Description | Each bit of the specified Data Memory is cleared to 0. |
| Operation | [m] ← 00H |
| Affected flag(s) | None |
| LCLR [m].i | Clear bit of Data Memory |
| Description | Bit i of the specified Data Memory is cleared to 0. |
| Operation | $[m].i \leftarrow 0$ |
| Affected flag(s) | None |



| LCPL [m] Description | Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which |
|-------------------------|--|
| Operation | previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ |
| Affected flag(s) | Z |
| LCPLA [m] | Complement Data Memory with result in ACC |
| Description | Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
| Operation | $ACC \leftarrow [m]$ |
| Affected flag(s) | Z |
| LDAA [m] | Decimal-Adjust ACC for addition with result in Data Memory |
| Description | Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition. |
| Operation | $[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$ |
| Affected flag(s) | C |
| LDEC [m] | Decrement Data Memory |
| Description | Data in the specified Data Memory is decremented by 1. |
| Operation | $[m] \leftarrow [m] - 1$ |
| Affected flag(s) | Z |
| LDECA [m] | Decrement Data Memory with result in ACC |
| Description | Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. |
| Operation | $ACC \leftarrow [m] - 1$ |
| Affected flag(s) | Z |
| LINC [m] | Increment Data Memory |
| Description | Data in the specified Data Memory is incremented by 1. |
| Operation | $[m] \leftarrow [m] + 1$ |
| Affected flag(s) | Z |
| LINCA [m] | Increment Data Memory with result in ACC |
| Description | Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. |
| Operation | $ACC \leftarrow [m] + 1$ |
| Affected flag(s) | Z |



| LMOV A,[m] Description Operation Affected flag(s) | Move Data Memory to ACC The contents of the specified Data Memory are copied to the Accumulator. ACC \leftarrow [m] None |
|---|---|
| LMOV [m],A Description Operation Affected flag(s) | Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None |
| LOR A,[m] Description Operation Affected flag(s) | Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator. ACC ← ACC "OR" [m] Z |
| LORM A,[m] Description Operation Affected flag(s) | Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory. [m] ← ACC "OR" [m] Z |
| LRL [m] Description Operation Affected flag(s) | Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$ None |
| LRLA [m] Description | Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.(i+1) \leftarrow [m].i; (i=0~6) |
| Affected flag(s) | $ACC.0 \leftarrow [m].7$ None |
| LRLC [m] Description Operation | Rotate Data Memory left through Carry The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ |
| Affected flag(s) | $C \leftarrow [m].7$ C |
| LRLCA [m] Description | Rotate Data Memory left through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
| Operation Affected flag(s) | ACC. $(i+1) \leftarrow [m].i; (i=0~6)$ ACC. $0 \leftarrow C$ $C \leftarrow [m].7$ C |
| | |



| LRR [m] Description Operation | Rotate Data Memory right The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. $[m].i \leftarrow [m].(i+1); (i=0-6)$ |
|--|--|
| Affected flag(s) | $[m].7 \leftarrow [m].0$ None |
| LRRA [m] | Rotate Data Memory right with result in ACC |
| Description | Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
| Operation | $ACC.i \leftarrow [m].(i+1); (i=0~6)$ $ACC.7 \leftarrow [m].0$ |
| Affected flag(s) | None |
| LRRC [m] | Rotate Data Memory right through Carry |
| Description | The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. |
| Operation | $[m].i \leftarrow [m].(i+1); (i=0-6) [m].7 \leftarrow C C \leftarrow [m].0$ |
| Affected flag(s) | C |
| LRRCA [m] | Rotate Data Memory right through Carry with result in ACC |
| Description | Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. |
| Operation | ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0 |
| Affected flag(s) | C |
| LSBC A,[m] Description | Subtract Data Memory from ACC with Carry The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation Affected flag(s) | $ACC \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ |
| LSBCM A,[m] Description | Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation Affected flag(s) | $[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ |



| LSDZ [m] | Skip if decrement Data Memory is 0 |
|---|--|
| Description | The contents of the specified Data Memory are first decremented by 1. If the result is 0 the |
| | following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program |
| | proceeds with the following instruction. |
| Operation | $[m] \leftarrow [m] - 1$ |
| Affected flag(s) | Skip if [m]=0 None |
| Alleeted hug(b) | |
| LSDZA [m] | Skip if decrement Data Memory is zero with result in ACC |
| Description | The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction. |
| Operation | $ACC \leftarrow [m] - 1$ Skip if $ACC=0$ |
| Affected flag(s) | None |
| LSET [m] | Set Data Memory |
| Description | Each bit of the specified Data Memory is set to 1. |
| Operation | $[m] \leftarrow FFH$ |
| Affected flag(s) | None |
| LSET [m].i | Set bit of Data Memory |
| Description | Bit i of the specified Data Memory is set to 1. |
| Operation | [m].i ← 1 |
| | |
| Affected flag(s) | None |
| Affected flag(s) | None Skip if increment Data Memory is 0 |
| | |
| LSIZ [m] | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program |
| LSIZ [m] Description | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ |
| LSIZ [m] Description Operation | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ |
| LSIZ [m] Description Operation Affected flag(s) | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None |
| LSIZ [m] Description Operation Affected flag(s) LSIZA [m] | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is |
| LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $ACC \leftarrow [m] + 1$ |
| LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s) | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0 None |
| LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0 |
| LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s) LSNZ [m].i | Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0 None Skip if bit i of Data Memory is not 0 If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is skipped. As this |



| LSNZ [m] | Skip if Data Memory is not 0 |
|------------------|--|
| Description | The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction. |
| Operation | Skip if $[m] \neq 0$ |
| Affected flag(s) | None |
| LSUB A,[m] | Subtract Data Memory from ACC |
| Description | The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation | $ACC \leftarrow ACC - [m]$ |
| Affected flag(s) | OV, Z, AC, C, SC, CZ |
| LSUBM A,[m] | Subtract Data Memory from ACC with result in Data Memory |
| Description | The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. |
| Operation | $[m] \leftarrow ACC - [m]$ |
| Affected flag(s) | OV, Z, AC, C, SC, CZ |
| LSWAP [m] | Swap nibbles of Data Memory |
| Description | The low-order and high-order nibbles of the specified Data Memory are interchanged. |
| Operation | $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$ |
| Affected flag(s) | None |
| LSWAPA [m] | Swap nibbles of Data Memory with result in ACC |
| Description | The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. |
| Operation | ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0 |
| Affected flag(s) | None |
| LSZ [m] | Skip if Data Memory is 0 |
| Description | The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. |
| Operation | Skip if [m]=0 |
| Affected flag(s) | None |
| LSZA [m] | Skip if Data Memory is 0 with data movement to ACC |
| Description | The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. |
| Operation | $ACC \leftarrow [m]$ Skip if $[m]=0$ |
| Affected flag(s) | None |



| LSZ [m].i | Skip if bit i of Data Memory is 0 |
|------------------|--|
| Description | If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle |
| | instruction. If the result is not 0, the program proceeds with the following instruction. |
| Operation | Skip if [m].i=0 |
| Affected flag(s) | None |
| LTABRD [m] | Read table (specific page) to TBLH and Data Memory |
| Description | The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. |
| Operation | [m] ← program code (low byte) TBLH ← program code (high byte) |
| Affected flag(s) | None |
| LTABRDL [m] | Read table (last page) to TBLH and Data Memory |
| Description | The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved |
| Decemption | to the specified Data Memory and the high byte moved to TBLH. |
| Operation | [m] ← program code (low byte) |
| Affected flag(s) | TBLH ← program code (high byte) None |
| Ameeted hug(s) | |
| LITABRD [m] | Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory |
| Description | Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. |
| Operation | [m] ← program code (low byte) |
| | $TBLH \leftarrow program \ code \ (high \ byte)$ |
| Affected flag(s) | None |
| Anteted hag(s) | None |
| LITABRDL [m] | Increment table pointer low byte first and read table (last page) to TBLH and Data Memory |
| Description | Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. |
| Operation | [m] ← program code (low byte) |
| | TBLH \leftarrow program code (high byte) |
| Affected flag(s) | None |
| LXOR A,[m] | Logical XOR Data Memory to ACC |
| Description | Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator. |
| Operation | $ACC \leftarrow ACC "XOR" [m]$ |
| Affected flag(s) | Z |
| LXORM A,[m] | Logical XOR ACC to Data Memory |
| Description | Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR |
| - | operation. The result is stored in the Data Memory. |
| Operation | [m] ← ACC "XOR" [m] |
| Affected flag(s) | Z |



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



8-pin SOP (150mil) Outline Dimensions






| Symbol | Dimensions in inch | | | |
|--------|--------------------|-----------|-------|--|
| | Min. | Nom. | Max. | |
| А | | 0.236 BSC | | |
| В | | 0.154 BSC | | |
| С | 0.012 | _ | 0.020 | |
| C' | 0.193 BSC | | | |
| D | _ | _ | 0.069 | |
| E | 0.050 BSC | | | |
| F | 0.004 | _ | 0.010 | |
| G | 0.016 | _ | 0.050 | |
| Н | 0.004 | | 0.010 | |
| α | 0° | _ | 8° | |

| Symbol | Dimensions in mm | | |
|--------|------------------|----------|------|
| | Min. | Nom. | Max. |
| A | | 6.00 BSC | |
| В | | 3.90 BSC | |
| С | 0.31 | _ | 0.51 |
| C' | 4.90 BSC | | |
| D | — | _ | 1.75 |
| E | 1.27 BSC | | |
| F | 0.10 | — | 0.25 |
| G | 0.40 | _ | 1.27 |
| Н | 0.10 | _ | 0.25 |
| α | 0° | — | 8° |



θ

10-pin MSOP (118mil) Outline Dimensions





| Symbol | Dimensions in inch | | |
|--------|--------------------|-------|-------|
| | Min. | Nom. | Max. |
| A | — | _ | 0.043 |
| A1 | 0.000 | — | 0.006 |
| A2 | 0.030 | 0.033 | 0.037 |
| В | 0.007 | _ | 0.013 |
| С | 0.003 | _ | 0.009 |
| D | 0.118 BSC | | |
| E | 0.193 BSC | | |
| E1 | 0.118 BSC | | |
| е | 0.020 BSC | | |
| L | 0.016 | 0.024 | 0.031 |
| L1 | 0.037 BSC | | |
| У | _ | 0.004 | _ |
| θ | 0° | — | 8° |

| Symbol | Dimensions in mm | | |
|--------|------------------|------|------|
| | Min. | Nom. | Max. |
| A | _ | _ | 1.10 |
| A1 | 0.00 | _ | 0.15 |
| A2 | 0.75 | 0.85 | 0.95 |
| В | 0.17 | _ | 0.33 |
| С | 0.08 | _ | 0.23 |
| D | 3.00 BSC | | |
| E | 4.90 BSC | | |
| E1 | 3.00 BSC | | |
| е | 0.50 BSC | | |
| L | 0.40 | 0.60 | 0.80 |
| L1 | 0.95 BSC | | |
| у | — | 0.10 | — |
| θ | 0° | _ | 8° |



16-pin NSOP (150mil) Outline Dimensions








| Symbol | Dimensions in inch | | |
|--------|--------------------|-----------|-------|
| | Min. | Nom. | Max. |
| A | | 0.236 BSC | |
| В | | 0.154 BSC | |
| С | 0.012 | — | 0.020 |
| C' | | 0.390 BSC | |
| D | — | — | 0.069 |
| E | | 0.050 BSC | |
| F | 0.004 | _ | 0.010 |
| G | 0.016 | — | 0.050 |
| Н | 0.004 | _ | 0.010 |
| α | 0° | — | 8° |

| Symbol | Dimensions in mm | | |
|--------|------------------|----------|------|
| | Min. | Nom. | Max. |
| A | | 6.00 BSC | |
| В | 3.90 BSC | | |
| С | 0.31 | — | 0.51 |
| C' | 9.90 BSC | | |
| D | _ | — | 1.75 |
| E | 1.27 BSC | | |
| F | 0.10 | — | 0.25 |
| G | 0.40 | — | 1.27 |
| Н | 0.10 | _ | 0.25 |
| α | 0° | — | 8° |



20-pin SSOP (150mil) Outline Dimensions






| Symbol | Dimensions in inch | | | |
|--------|--------------------|-----------|-------|--|
| | Min. | Nom. | Max. | |
| A | | 0.236 BSC | | |
| В | | 0.154 BSC | | |
| С | 0.008 | _ | 0.012 | |
| C' | | 0.341 BSC | | |
| D | _ | _ | 0.069 | |
| E | | 0.025 BSC | | |
| F | 0.004 | _ | 0.010 | |
| G | 0.016 | — | 0.050 | |
| Н | 0.004 | _ | 0.010 | |
| α | 0° | _ | 8° | |

| Symbol | Dimensions in mm | | | |
|--------|------------------|------|------|--|
| | Min. | Nom. | Max. | |
| A | 6.00 BSC | | | |
| В | 3.90 BSC | | | |
| С | 0.20 | _ | 0.30 | |
| C' | 8.66 BSC | | | |
| D | — | — | 1.75 | |
| E | 0.635 BSC | | | |
| F | 0.10 | _ | 0.25 | |
| G | 0.41 | | 1.27 | |
| Н | 0.10 | _ | 0.25 | |
| α | 0° | | 8° | |



SAW Type 16-pin QFN (3mm×3mm×0.75mm, FP0.25mm) Outline Dimensions



| Symbol | Dimensions in inch | | | |
|--------|--------------------|-------|-------|--|
| | Min. | Nom. | Max. | |
| A | 0.028 | 0.030 | 0.031 | |
| A1 | 0.000 | 0.001 | 0.002 | |
| A3 | 0.008 REF | | | |
| b | 0.007 | 0.010 | 0.012 | |
| D | 0.118 BSC | | | |
| E | 0.118 BSC | | | |
| e | 0.020 BSC | | | |
| D2 | 0.063 | — | 0.069 | |
| E2 | 0.063 | _ | 0.069 | |
| L | 0.008 | 0.010 | 0.012 | |
| K | 0.008 | | | |

| Symbol | Dimensions in mm | | | |
|--------|------------------|------|------|--|
| | Min. | Nom. | Max. | |
| A | 0.70 | 0.75 | 0.80 | |
| A1 | 0.00 | 0.02 | 0.05 | |
| A3 | 0.203 REF | | | |
| b | 0.18 | 0.25 | 0.30 | |
| D | 3.00 BSC | | | |
| E | 3.00 BSC | | | |
| е | 0.50 BSC | | | |
| D2 | 1.60 | _ | 1.75 | |
| E2 | 1.60 | _ | 1.75 | |
| L | 0.20 | 0.25 | 0.30 | |
| K | 0.20 | _ | | |



Copyright[©] 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.