

# **Enhanced Touch A/D Flash MCU with LED Driver**

# BS86C08C/BS86D12C BS86E16C/BS86D20C

Revision: V1.41 Date: November 10, 2023

www.holtek.com



# **Table of Contents**

Features	7
CPU Features	
Peripheral Features	7
Development Tools	8
General Description	8
Selection Table	9
Block Diagram	9
Pin Assignment	
Pin Descriptions	
Absolute Maximum Ratings	
D.C. Electrical Characteristics	
Operating Voltage Characteristics	
Operating Current Characteristics	24
Standby Current Characteristics	25
A.C. Characteristics	26
High Speed Internal Oscillator – HIRC – Frequency Accuracy	26
Low Speed Oscillators Characteristics – LIRC & LXT	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	27
Input/Output Characteristics	28
Memory Characteristics	29
LVD/LVR Electrical Characteristics	29
A/D Converter Electrical Characteristics	30
Internal Reference Voltage Characteristics	30
Power-on Reset Characteristics	
System Architecture	31
Clocking and Pipelining	
Program Counter	32
Stack	
Arithmetic and Logic Unit – ALU	33
Flash Program Memory	
Structure	
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming – ICP On-Chip Debug Support – OCDS	
On-Only Debug Support - OODS	



Data Memory	
Structure	38
Data Memory Addressing	39
General Purpose Data Memory	39
Special Purpose Data Memory	39
Special Function Register Description	44
Indirect Addressing Registers – IAR0, IAR1, IAR2	44
Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	44
Program Memory Bank Pointer – PBP	45
Accumulator – ACC	46
Program Counter Low Register – PCL	46
Look-up Table Registers – TBLP, TBHP, TBLH	46
Status Register – STATUS	46
EEPROM Data Memory	48
EEPROM Data Memory Structure	48
EEPROM Registers	48
Reading Data from the EEPROM	50
Writing Data to the EEPROM	50
Write Protection	51
EEPROM Interrupt	51
Programming Considerations	51
Oscillators	52
Oscillator Overview	52
System Clock Configurations	52
Internal High Speed RC Oscillator – HIRC	53
Internal 32kHz Oscillator – LIRC	53
External 32.768kHz Crystal Oscillator – LXT (BS86E16C/BS86D20C)	
Operating Modes and System Clocks	55
System Clocks	
System Operation Modes	
Control Registers	
Operating Mode Switching	
Standby Current Considerations	
Wake-up	
Programming Considerations	
Watchdog Timer	64
Watchdog Timer Clock Source	
Watchdog Timer Control Register	64
Watchdog Timer Operation	
Reset and Initialisation	66
Reset Functions	



Input/Output Ports	74
Pull-high Resistors	75
Port A Wake-up	75
I/O Port Control Registers	76
I/O Port Source Current Selection	76
I/O Port Sink Current Selection	79
I/O Port Power Source Control – BS86E16C Only	83
Pin-remapping Function	83
I/O Pin Structures	88
Programming Considerations	88
Timer Modules – TM	89
Introduction	89
TM Operation	89
TM Clock Source	89
TM Interrupts	90
TM External Pins	90
TM Input/Output Pin Control Register	90
Programming Considerations	94
Compact Type TM - CTM	96
Compact Type TM Operation	
Compact Type TM Register Description	96
Compact Type TM Operation Modes	101
Periodic Type TM – PTM	107
Periodic TM Operation	
•	107
Periodic TM Operation	107
Periodic TM Operation  Periodic Type TM Register Description  Periodic Type TM Operation Modes	107 107 112
Periodic TM Operation	107107112
Periodic TM Operation  Periodic Type TM Register Description  Periodic Type TM Operation Modes  Analog to Digital Converter	107107112121
Periodic TM Operation	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation  Conversion Rate and Timing Diagram	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation  Conversion Rate and Timing Diagram  Summary of A/D Conversion Steps	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation  Conversion Rate and Timing Diagram  Summary of A/D Conversion Steps  Programming Considerations	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation  Conversion Rate and Timing Diagram  Summary of A/D Conversion Steps  Programming Considerations  A/D Transfer Function  A/D Programming Examples	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation  Conversion Rate and Timing Diagram  Summary of A/D Conversion Steps  Programming Considerations  A/D Transfer Function	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation  Conversion Rate and Timing Diagram  Summary of A/D Conversion Steps  Programming Considerations  A/D Transfer Function  A/D Programming Examples  Touch Key Function	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation  Conversion Rate and Timing Diagram  Summary of A/D Conversion Steps  Programming Considerations  A/D Transfer Function  A/D Programming Examples  Touch Key Function  Touch Key Structure	
Periodic TM Operation Periodic Type TM Register Description Periodic Type TM Operation Modes  Analog to Digital Converter  A/D Overview  A/D Converter Register Description  A/D Converter Reference Voltage  A/D Converter Input Signals  A/D Converter Operation  Conversion Rate and Timing Diagram  Summary of A/D Conversion Steps  Programming Considerations  A/D Transfer Function  A/D Programming Examples  Touch Key Function  Touch Key Structure  Touch Key Register Definition	107 107 112 121 121 125 126 127 128 129 129 131



I <sup>2</sup> C Interface – BS86C08C/BS86D12C/BS86E16C	138
I <sup>2</sup> C Interface Operation	138
I <sup>2</sup> C Registers	139
I <sup>2</sup> C Bus Communication	
I <sup>2</sup> C Time-out Control	145
Serial Interface Module - SIM - BS86D20C	146
SPI Interface	146
I <sup>2</sup> C Interface	154
UART Interfaces	
UARTn External Pins	164
UARTn Data Transfer Scheme	164
UARTn Status and Control Registers	164
Baud Rate Generator	170
UARTn Setup and Control	170
UARTn Transmitter	172
UARTn Receiver	173
Managing Receiver Errors	174
UARTn Interrupt Structure	175
UARTn Power Down and Wake-up	176
Low Voltage Detector – LVD	177
LVD Register	
LVD Operation	178
Interrupts	179
Interrupt Registers	
Interrupt Operation	
External Interrupt	
Touch Key Module Interrupt	
Time Base Interrupts	188
I <sup>2</sup> C Interrupt – BS86C08C/BS86D12C/BS86E16C	191
Serial Interface Module Interrupt – BS86D20C	
EEPROM Interrupt	191
UART Transfer Interrupts	191
LVD Interrupt	192
A/D Converter Interrupt	192
Multi-function Interrupt – BS86E16C/BS86D20C	192
TM Interrupts	192
Interrupt Wake-up Function	193
Programming Considerations	193
Configuration Options	194
Application Circuits	
Instruction Set	
Introduction	
Instruction Timing	



Moving and Transferring Data	195
Arithmetic Operations	195
Logical and Rotate Operation	196
Branches and Control Transfer	196
Bit Operations	196
Table Read Operations	196
Other Operations	196
Instruction Set Summary	197
Table Conventions	
Extended Instruction Set	199
Instruction Definition	201
Extended Instruction Definition	
Package Information	217
24-pin SOP (300mil) Outline Dimensions	
24-pin SSOP (150mil) Outline Dimensions	219
28-pin SOP (300mil) Outline Dimensions	220
28-pin SSOP (150mil) Outline Dimensions	221
44-pin LQFP (10mm×10mm) (FP2.0mm) Outline Dimensions	222

November 10, 2023



#### **Features**

#### **CPU Features**

- · Operating Voltage:
  - f<sub>SYS</sub>=8MHz: 2.2V~5.5V
  - $f_{SYS}=12MHz: 2.7V\sim5.5V$
  - ◆ f<sub>SYS</sub>=16MHz: 3.3V~5.5V
- Up to  $0.25\mu s$  instruction cycle with 16MHz system clock at  $V_{DD}=5V$
- Power down and wake-up functions to reduce power consumption
- · Oscillator types:
  - Internal High Speed 8/12/16MHz RC HIRC
  - Internal Low Speed 32kHz RC LIRC
  - External Low Speed 32.768kHz Crystal LXT, for BS86E16C/BS86D20C
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- · Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- · Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 4K×16~16K×16
- Data Memory: 384×8~768×8
- True EEPROM Memory: 32×8~64×8
- Up to 20 touch key functions fully integrated without requiring external components
- · Watchdog Timer function
- Up to 42 bidirectional I/O lines
- Programmable I/O port source current and sink current for LED driver
- Single external interrupt line shared with I/O pin
- Multiple Timer Modules for time measurement, input capture, compare match output or PWM output or single pulse output function
- Up to 2 Time-Base functions for generation of fixed time interrupt signals
- 8-external-channel 12-bit resolution A/D converter
- I<sup>2</sup>C interface (BS86C08C/BS86D12C/BS86E16C)
- Serial Interface Module SIM includes SPI and I<sup>2</sup>C interfaces (BS86D20C only)
- Up to 2 fully-duplex Universal Asynchronous Receiver and Transmitter Interfaces UART
- · Low voltage reset function
- · Low voltage detect function
- · Wide range of available package types

Rev. 1.41 7 November 10, 2023



## **Development Tools**

For rapid product development and to simplify device parameter setting, Holtek has provided relevant development tools which users can download from the following link:

https://www.holtek.com/page/detail/dev\_plat/Touch\_Workshop

# **General Description**

The series of devices are Flash Memory type 8-bit high performance RISC architecture microcontrollers with fully integrated touch key functions. With all touch key functions provided internally and with the convenience of Flash Memory multi-programming features, each device has all the features to offer designers a reliable and easy means of implementing Touch Keyes within their products applications.

The touch key functions are fully integrated completely eliminating the need for external components. In addition to the flash program memory, other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc. Analog feature includes a multi-channel 12-bit A/D converter. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of external low, internal high and low speed oscillators are provided including fully integrated system oscillators which require no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption. Easy communication with the outside world is provided using the internal I<sup>2</sup>C, SPI and UART interfaces, while the inclusion of flexible I/O programming features, Time-Base functions, Timer Modules and many other features further enhance device functionality and flexibility.

The touch key devices will find excellent use in a huge range of modern Touch Key product applications such as sensor signal processing, home appliance, health care product, industrial control, consumer products, subsystem controllers to name but a few.

Rev. 1.41 8 November 10, 2023



#### **Selection Table**


Most features are common to all devices and the main features distinguishing them are Memory capacity, I/O count, Touch key count, UART, LXT, Time Base, Timer Module number and package types. The following table summarises the main features of each device.

Part No.	Program Memory	Data Memory	Data EEPROM	I/O	External Interrupt	A/D	Time Base
BS86C08C	4K×16	384×8	32×8	26	1	12-bit×8	1
BS86D12C	8K×16	512×8	64×8	26	1	12-bit×8	1
BS86E16C	16K×16	768×8	64×8	42	1	12-bit×8	2
BS86D20C	8K×16	768×8	64×8	26	1	12-bit×8	2

Part No.	Timer Module	Touch Key	I <sup>2</sup> C	SIM (SPI+I <sup>2</sup> C)	UART	LXT	Stack	Package
BS86C08C	10-bit CTM×1 10-bit PTM×1	8	<b>V</b>	_	1	_	8	24SOP/SSOP 28SOP/SSOP
BS86D12C	10-bit CTM×1 10-bit PTM×1	12	<b>V</b>	_	1	_	8	24SOP/SSOP 28SOP/SSOP
BS86E16C	10-bit CTM×1 10-bit PTM×2	16	<b>V</b>	_	2	√	8	28SOP/SSOP 44LQFP
BS86D20C	10-bit CTM×1 10-bit PTM×2	20	_	√	1	√	8	24/28SOP


Note: As devices exist in more than one package format, the table reflects the situation for the package with the most pins.

## **Block Diagram**





## **Pin Assignment**



#### BS86C08C/BS86CV08C 24 SOP-A/SSOP-A



#### BS86C08C/BS86CV08C 28 SOP-A/SSOP-A



BS86D12C/BS86DV12C 24 SOP-A/SSOP-A

Rev. 1.41 10 November 10, 2023




PB0/KEY1 □	1	28 PA7/PTCK0/CTCK0
PB1/KEY2 □	2	27 PA4/PTP0I/CTP0/INT
PB2/KEY3 □	3	26 PA2/PTP0B/ICPCK/OCDSCK
PB3/KEY4 □	4	25 PA0/CTP0B/ICPDA/OCDSDA
PB4/KEY5	5	24 D VDD
PB5/KEY6 □	6	23 PA3/[SDA]/TX0
PB6/KEY7 □	7	22 PA1/[SCL]/RX0
PB7/KEY8 □	8	21 VSS
PD0/AN0	9	20 PD7/SDA/[TX0]/AN7
PD1/AN1	10	19 DD6/SCL/[RX0]/AN6
PC0/[CTCK0]/KEY9	11	18 D PD5/PTP0/AN5
PC1/[CTP0]/KEY10 [	12	17 DPD4/AN4/VREF
PC2/[SCL]/[RX0]/KEY11	13	16 D PD3/AN3
PC3/[SDA]/[TX0]/KEY12	14	15 PD2/AN2

#### BS86D12C/BS86DV12C 28 SOP-A/SSOP-A

		_
PB0/KEY1 □	1	28 PA7/PTCK0/CTCK0/[TX1]
PB1/KEY2 □	2	27 PA4/PTP0I/CTP0/INT/[RX1]
PB2/KEY3 □	3	26 PA2/PTP0B/ICPCK/OCDSCK
PB3/KEY4 □	4	25 PA0/[CTP0B]/ICPDA/OCDSDA
PB4/KEY5 □	5	24 🗆 VDD
PB5/KEY6 □	6	23 PA3/[SDA]/TX0/XT2
PB6/KEY7 □	7	22 PA1/[SCL]/RX0/XT1
PB7/KEY8	8	21 🗆 VSS
PD0/AN0	9	20 PD7/SDA/[TX0]/AN7
PD1/AN1	10	19 PD6/SCL/[RX0]/AN6
PC0/[CTCK0]/KEY9	11	18 PD5/[PTP0]/AN5
PC1/[CTP0]/KEY10	12	17 DPD4/[PTCK1]/AN4/VREF
PC2/[SCL]/[RX0]/KEY11	13	16 PD3/[PTP1]/[TX1]/AN3
PC3/[SDA]/[TX0]/KEY12	14	15 PD2/[PTP1I]/[RX1]/AN2

BS86E16C/BS86EV16C 28 SOP-A/SSOP-A

Rev. 1.41 11 November 10, 2023



Rev. 1.41 12 November 10, 2023



		<u>-</u>				
PB0/KEY1 □	1 28	☐ PA3/SDI/SDA/RX0				
PB1/KEY2 □	2 27	PA0/SDO/PTCK0/ICPDA/OCDSDA				
PB2/KEY3 □	3 26	☐ PA2/SCS/PTP0I/ICPCK/OCDSCK				
PB3/KEY4 □	4 25	PA7/SCK/SCL/TX0				
PB4/KEY5	5 24	│ VDD				
PB5/PTCK1/KEY6 □	6 23	PD1/CTP0B/[TX0]/XT2				
PB6/PTP1/KEY7 □	7 22	□ PD0/PTP0B/[RX0]/XT1				
PB7/PTP1I/KEY8 □	8 21	□ vss				
PD3/PTP1B/KEY9	9 20	PA1/[SDI/SDA]/[TX0]/KEY20				
PD2/KEY10 □	10 19	PA4/INT/CTCK0/[SCK/SCL]/[RX0]/KEY19				
PC0/KEY11/AN0/VREF	11 18	PC7/CTP0/KEY18/AN7				
PC1/KEY12/AN1	12 17	PC6/PTP0/KEY17/AN6				
PC2/[PTCK0]/KEY13/AN2	13 16	PC5/[SDO]/KEY16/AN5				
PC3/[PTP0I]/KEY14/AN3	14 15	☐ PC4/[SCS]/KEY15/AN4				
BS86D20C/BS86DV20C 28 SOP-A						

Note: 1. Bracketed pin names indicate non-default pinout remapping locations.

- 2. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
- 3. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available for the BS86CV08C/BS86DV12C/BS86EV16C/BS86DV20C devices which are the OCDS EV chips for the BS86C08C/BS86D12C/BS86E16C/BS86D20C devices respectively.
- 4. For less pin-count package types there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

## **Pin Descriptions**

With the exception of the power pins, all pins on the devices can be referenced by their Port name, e.g. PAO, PA1 etc., which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Touch Key function, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

#### BS86C08C/BS86CV08C

Pin Name	Function	ОРТ	I/T	O/T	Description
	PA0	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/CTP0B/ICPDA/ OCDSDA	CTP0B	TMPC	_	CMOS	CTM0 inverted output
OCDSDA	ICPDA	_	ST	CMOS	ICP data/address pin
	OCDSDA	_	ST	CMOS	OCDS data/address pin, for EV chip only.
	PA1	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA1/[SCL]/RX0	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin

Rev. 1.41 13 November 10, 2023



Pin Name	Function	OPT	I/T	O/T	Description
	PA2	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/PTP0B/ICPCK/	PTP0B	TMPC	_	CMOS	PTM0 inverted output
OCDSCK	ICPCK	_	ST	_	ICP clock pin
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only
	PA3	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA3/[SDA]/TX0	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA4/PTP0I/CTP0/INT	PTP0I	PTM0C0 PTM0C1	ST	_	PTM0 capture input
TA-/I II OI/OTI O/IIVI	CTP0	TMPC IFS1	_	CMOS	CTM0 output
	INT	INTC0 INTEG	ST	_	External interrupt input
	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/PTCK0/CTCK0	PTCK0	PTM0C0	ST	_	PTM0 clock input
	СТСК0	CTM0C0 IFS1	ST	_	CTM0 clock input
PB0/KEY1~PB3/KEY4	PB0~PB3	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
T BOMETT T BOMETT	KEY1~KEY4	TKM0C1	NSI	_	Touch key input
PB4/KEY5~PB7/KEY8	PB4~PB7	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
T B I/RETO T B I/RETO	KEY5~KEY8	TKM1C1	NSI	_	Touch key input
	PC0	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC0/[CTCK0]	СТСК0	CTM0C0 IFS1	ST	_	CTM0 clock input
	PC1	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC1/[CTP0]	CTP0	TMPC IFS1	_	CMOS	CTM0 output
	PC2	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC2/[SCL]/[RX0]	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin
	PC3	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC3/[SDA]/[TX0]	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
PD0/ANO	PD0	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD0/AN0	AN0	ACERL	AN	_	A/D Converter external input channel
DD4/AN4	PD1	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD1/AN1	AN1	ACERL	AN	_	A/D Converter external input channel
DD2/AN2	PD2	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD2/AN2	AN2	ACERL	AN	_	A/D Converter external input channel

Rev. 1.41 14 November 10, 2023



Pin Name	Function	ОРТ	I/T	O/T	Description
PD3/AN3	PD3	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD3/AN3	AN3	ACERL	AN	_	A/D Converter external input channel
	PD4	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD4/AN4/VREF	AN4	ACERL	AN	_	A/D Converter external input channel
	VREF	TMPC	AN	_	A/D Converter external reference voltage input
	PD5	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD5/PTP0/AN5	PTP0	TMPC	_	CMOS	PTM0 output
	AN5	ACERL	AN	_	A/D Converter external input channel
	PD6	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
PD6/SCL/[RX0]/AN6	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin
	AN6	ACERL	AN	_	A/D Converter external input channel
	PD7	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
DD7/SDA/ITY01/AN7	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
PD7/SDA/[TX0]/AN7	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	AN7	ACERL	AN	_	A/D Converter external input channel
VDD	VDD	_	PWR	_	Positive power supply
VSS	VSS		PWR	_	Negative power supply, ground.

Legend: I/T: Input type; O/T: Output type;

OPT: Optional by register selection;

PWR: Power; ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal; NSI: Non-standard input.

#### BS86D12C/BS86DV12C

Pin Name	Function	ОРТ	I/T	O/T	Description
	PA0	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/CTP0B/ICPDA/ OCDSDA	CTP0B	TMPC	_	CMOS	CTM0 inverted output
OCDSDA	ICPDA	_	ST	CMOS	ICP data/address pin
	OCDSDA	_	ST	CMOS	OCDS data/address pin, for EV chip only.
	PA1	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA1/[SCL]/RX0	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin
	PA2	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/PTP0B/ICPCK/	PTP0B	TMPC	_	CMOS	PTM0 inverted output
OCDSCK	ICPCK	_	ST	_	ICP clock pin
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only

Rev. 1.41 15 November 10, 2023



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA3	PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	170	PAWU		OIVIOO	and wake-up
PA3/[SDA]/TX0	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
DA A/DTDO//OTDO//NIT	PTP0I	PTM0C0 PTM0C1	ST	_	PTM0 capture input
PA4/PTP0I/CTP0/INT	CTP0	TMPC IFS1	_	CMOS	CTM0 output
	INT	INTC0 INTEG	ST	_	External interrupt input
	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/PTCK0/CTCK0	PTCK0	PTM0C0	ST	_	PTM0 clock input
	CTCK0	CTM0C0 IFS1	ST	_	CTM0 clock input
DDO/VEV4. DD2/VEV4	PB0~PB3	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB0/KEY1~PB3/KEY4	KEY1~KEY4	TKM0C1	NSI	_	Touch key input
DD 4/4/EV/E DD7/4/EV/O	PB4~PB7	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB4/KEY5~PB7/KEY8	KEY5~KEY8	TKM1C1	NSI	_	Touch key input
	PC0	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC0/[CTCK0]/KEY9	СТСК0	CTM0C0 IFS1	ST	_	CTM0 clock input
	KEY9	TKM2C1	NSI	_	Touch key input
	PC1	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC1/[CTP0]/KEY10	CTP0	TMPC IFS1	_	CMOS	CTM0 output
	KEY10	TKM2C1	NSI	_	Touch key input
	PC2	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
PC2/[SCL]/[RX0]/KEY11	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin
	KEY11	TKM2C1	NSI	_	Touch key input
	PC3	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
PC3/[SDA]/[TX0]/KEY12	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	KEY12	TKM2C1	NSI	_	Touch key input
DD0/ANO	PD0	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD0/AN0	AN0	ACERL	AN	_	A/D Converter external input channel
	PD1	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD1/AN1	AN1	ACERL	AN	_	A/D Converter external input channel
	PD2	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD2/AN2	AN2	ACERL	AN	_	A/D Converter external input channel
	1				<u> </u>

Rev. 1.41 16 November 10, 2023



Pin Name	Function	ОРТ	I/T	O/T	Description
PD3/AN3	PD3	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PDS/ANS	AN3	ACERL	AN	_	A/D Converter external input channel
	PD4	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD4/AN4/VREF	AN4	ACERL	AN	_	A/D Converter external input channel
	VREF	TMPC	AN	_	A/D Converter external reference voltage input
	PD5	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD5/PTP0/AN5	PTP0	TMPC	_	CMOS	PTM0 output
	AN5	ACERL	AN	_	A/D Converter external input channel
	PD6	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
PD6/SCL/[RX0]/AN6	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin
	AN6	ACERL	AN	_	A/D Converter external input channel
	PD7	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
DDZ/SDA/ITVOI/ANIZ	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
PD7/SDA/[TX0]/AN7	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	AN7	ACERL	AN	_	A/D Converter external input channel
VDD	VDD	_	PWR	_	Positive power supply
VSS	VSS	_	PWR	_	Negative power supply, ground.

Legend: I/T: Input type; O/T: Output type;

OPT: Optional by register selection;

PWR: Power; ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal; NSI: Non-standard input.

#### BS86E16C/BS86EV16C

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/[CTP0B]/ICPDA/ OCDSDA	СТР0В	TMPC IFS1	_	CMOS	CTM0 inverted output
	ICPDA	_	ST	CMOS	ICP data/address pin
	OCDSDA	_	ST	CMOS	OCDS data/address pin, for EV chip only.
	PA1	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
PA1/[SCL]/RX0/XT1	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin
	XT1	CO	LXT	_	LXT oscillator pin
	PA2	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/PTP0B/ICPCK/ OCDSCK	PTP0B	TMPC		CMOS	PTM0 inverted output
OCDOCK	ICPCK	_	ST	_	ICP clock pin
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only

Rev. 1.41 17 November 10, 2023



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA3	PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	FAS	PAWU IICC0	31	CIVIOS	and wake-up
PA3/[SDA]/TX0/XT2	SDA	IFS0	ST	NMOS	I <sup>2</sup> C data line
	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	XT2	CO	_	LXT	LXT oscillator pin
	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTP0I	PTM0C0 PTM0C1	ST	_	PTM0 capture input
PA4/PTP0I/CTP0/INT/ [RX1]	CTP0	TMPC IFS1	_	CMOS	CTM0 output
	INT	INTC0 INTEG	ST	_	External interrupt input
	RX1	U1CR1 IFS2	ST	_	UART1 data receive pin
	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/PTCK0/CTCK0/	PTCK0	PTM0C0	ST	_	PTM0 clock input
[TX1]	СТСК0	CTM0C0 IFS1	ST	_	CTM0 clock input
	TX1	U1CR1 IFS2	_	CMOS	UART1 data transmit pin
PB0/KEY1~PB3/KEY4	PB0~PB3	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
T BO/KETT T BO/KET4	KEY1~KEY4	TKM0C1	NSI	_	Touch key input
PB4/KEY5~PB7/KEY8	PB4~PB7	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
FD4/KE13~FD1/KE10	KEY5~KEY8	TKM1C1	NSI	_	Touch key input
	PC0	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC0/[CTCK0]/KEY9	СТСК0	CTM0C0 IFS1	ST	_	CTM0 clock input
	KEY9	TKM2C1	NSI	_	Touch key input
	PC1	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC1/[CTP0]/KEY10	CTP0	TMPC IFS1	_	CMOS	CTM0 output
	KEY10	TKM2C1	NSI	_	Touch key input
	PC2	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
DCO/ICCL VIDYOU	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
PC2/[SCL]/[RX0]/ KEY11	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin
	KEY11	TKM2C1	NSI		Touch key input
	PC3	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC3/[SDA]/[TX0]/ KEY12	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	KEY12	TKM2C1	NSI	_	Touch key input
DC4/VEV42	PC4	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC4/KEY13	KEY13	TKM3C1	NSI	-	Touch key input
DOE/VEN/44	PC5	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC5/KEY14	KEY14	TKM3C1	NSI	_	Touch key input

Rev. 1.41 18 November 10, 2023



Pin Name	Function	ОРТ	I/T	O/T	Description
	PC6	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC6/[SCL]/KEY15	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
	KEY15	TKM3C1	NSI	_	Touch key input
	PC7	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC7/[SDA]/KEY16	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
	KEY16	TKM3C1	NSI	_	Touch key input
PD0/AN0	PD0	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
DOMINO	AN0	ACERL	AN	_	A/D Converter external input channel
PD1/AN1	PD1	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
DIANI	AN1	ACERL	AN	_	A/D Converter external input channel
	PD2	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD2/[PTP1I]/[RX1]/ AN2	PTP1I	PTM1C0 PTM1C1 IFS1	ST	_	PTM1 capture input
AIVE	RX1	U1CR1 IFS2	ST	_	UART1 data receive pin
	AN2	ACERL	AN	_	A/D Converter external input channel
	PD3	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD3/[PTP1]/[TX1]/AN3	PTP1	TMPC IFS1	_	CMOS	PTM1 output
PD3/[PTPT]/[TXT]/ANS	TX1	U1CR1 IFS2	_	CMOS	UART1 data transmit pin
	AN3	ACERL	AN	_	A/D Converter external input channel
	PD4	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD4/[PTCK1]/AN4/ VREF	PTCK1	PTM1C0 IFS2	ST	_	PTM1 clock input
VINE	AN4	ACERL	AN	_	A/D Converter external input channel
	VREF	TMPC	AN	_	A/D Converter external reference voltage input
	PD5	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD5/[PTP0]/AN5	PTP0	TMPC IFS1	_	CMOS	PTM0 output
	AN5	ACERL	AN	_	A/D Converter external input channel
	PD6	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	SCL	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
PD6/SCL/[RX0]/AN6	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin
	AN6	ACERL	AN		A/D Converter external input channel
	PD7	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD7/SDA/[TX0]/AN7	SDA	IICC0 IFS0	ST	NMOS	I <sup>2</sup> C data line
	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	AN7	ACERL	AN		A/D Converter external input channel
	PE0	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PE0/[RX0]	RX0	U0CR1 IFS0 IFS2	ST	_	UART0 data receive pin



Pin Name	Function	OPT	I/T	O/T	Description
	PE1	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PE1/[TX0]	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	PE2	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PE2/[RX1]	RX1	U1CR1 IFS2	ST	_	UART1 data receive pin
	PE3	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PE3/[PTP1B]/[TX1]	PTP1B	TMPC IFS2	_	CMOS	PTM1 inverted output
	TX1	U1CR1 IFS2	_	CMOS	UART1 data transmit pin
	PE4	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PE4/PTP1/VDDIO	PTP1	TMPC IFS1	_	CMOS	PTM1 output
	VDDIO	PMPS	PWR	_	PD7~PD6 pin power supply
	PE5	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PE5/PTP1B	PTP1B	TMPC IFS2	_	CMOS	PTM1 inverted output
	PE6	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PE6/PTP1I	PTP1I	PTM1C0 PTM1C1 IFS1	ST	_	PTM1 capture input
	PE7	PEPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PE7/PTCK1	PTCK1	PTM1C0 IFS2	ST	_	PTM1 clock input
	PF0	PFPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PF0/[CTP0]/RX1	CTP0	TMPC IFS1	_	CMOS	CTM0 output
	RX1	U1CR1 IFS2	ST	_	UART1 data receive pin
	PF1	PFPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PF1/[CTCK0]/TX1	СТСК0	CTM0C0 IFS1	ST	_	CTM0 clock input
	TX1	U1CR1 IFS2	_	CMOS	UART1 data transmit pin
	PF2	PFPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PF2/CTP0B	СТР0В	TMPC IFS1	_	CMOS	CTM0 inverted output
	PF3	PFPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PF3/PTP0	PTP0	TMPC IFS1	_	CMOS	PTM0 output
VDD	VDD	_	PWR	_	Positive power supply
VSS	VSS	_	PWR	_	Negative power supply, ground.

Legend: I/T: Input type; O/T: Output type;

OPT: Optional by configuration option (CO) or register selection; PWR: Power; ST: Schmitt Trigger input;

CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal; NSI: Non-standard input;

LXT: Low frequency crystal oscillator.

Rev. 1.41 20 November 10, 2023



#### BS86D20C/BS86DV20C

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/SDO/PTCK0/	SDO	SIMC0 IFS0	_	CMOS	SIM SPI serial data output
ICPDA/OCDSDA	PTCK0	PTM0C0 IFS1	ST	_	PTM0 clock input
	ICPDA	_	ST	CMOS	ICP data/address pin
	OCDSDA	_	ST	CMOS	OCDS data/address pin, for EV chip only.
	PA1	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
DA4/ICDI/CDA1/	SDI	SIMC0 IFS0	ST	_	SIM SPI serial data input
PA1/[SDI/SDA]/ [TX0]/KEY20	SDA	SIMC0 IFS0	ST	NMOS	SIM I2C data line
	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	KEY20	TKM4C1	NSI	_	Touch key input
	PA2	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/SCS/PTP0I/	SCS	SIMC0 SIMC2 IFS0	ST	CMOS	SIM SPI slave select pin
ICPCK/OCDSCK	PTP0I	PTM0C0 PTM0C1 IFS1	ST	_	PTM0 capture input
	ICPCK	_	ST	_	ICP clock pin
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only
	PA3	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SDI	SIMC0 IFS0	ST	_	SIM SPI serial data input
PA3/SDI/SDA/RX0	SDA	SIMC0 IFS0	ST	NMOS	SIM I <sup>2</sup> C data line
	RX0	U0CR1 IFS0 IFS1	ST	_	UART0 data receive pin
	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT	INTC0 INTEG	ST	_	External interrupt input
	CTCK0	CTM0C0	ST	_	CTM0 clock input
PA4/INT/CTCK0/ [SCK/SCL]/[RX0]/ KEY19	SCK	SIMC0 IFS0	ST	CMOS	SIM SPI serial clock
	SCL	SIMC0 IFS0	ST	NMOS	SIM I <sup>2</sup> C clock line
	RX0	U0CR1 IFS0 IFS1	ST	_	UART0 data receive pin
	KEY19	TKM4C1	NSI	-	Touch key input



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
D4.7/0.01//0.01/TV0	SCK	SIMC0 IFS0	ST	CMOS	SIM SPI serial clock
PA7/SCK/SCL/TX0	SCL	SIMC0 IFS0	ST	NMOS	SIM I <sup>2</sup> C clock line
	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
PB0/KEY1~PB3/KEY4	PB0~PB3	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
DO/NETT T DO/NETT	KEY1~KEY4	TKM0C1	NSI	_	Touch key input
PB4/KEY5	PB4	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
FD4/RETS	KEY5	TKM1C1	NSI	_	Touch key input
	PB5	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB5/PTCK1/KEY6	PTCK1	PTM1C0	ST	_	PTM1 clock input
	KEY6	TKM1C1	NSI	_	Touch key input
	PB6	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB6/PTP1/KEY7	PTP1	TMPC	_	CMOS	PTM1 output
	KEY7	TKM1C1	NSI	_	Touch key input
	PB7	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB7/PTP1I/KEY8	PTP1I	PTM1C0 PTM1C1	ST	_	PTM1 capture input
	KEY8	TKM1C1	NSI	_	Touch key input
	PC0	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC0/KEY11/AN0/	KEY11	TKM2C1	NSI	_	Touch key input
VREF	AN0	ACERL	AN	_	A/D Converter external input channel
	VREF	TMPC	AN	_	A/D Converter external reference voltage input
	PC1	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC1/KEY12/AN1	KEY12	TKM2C1	NSI	_	Touch key input
	AN1	ACERL	AN	_	A/D Converter external input channel
	PC2	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC2/[PTCK0]/KEY13/	PTCK0	PTM0C0 IFS1	ST	_	PTM0 clock input
AN2	KEY13	TKM3C1	NSI	_	Touch key input
	AN2	ACERL	AN	_	A/D Converter external input channel
	PC3	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC3/[PTP0I]/KEY14/ AN3	PTP0I	PTM0C0 PTM0C1 IFS1	ST	_	PTM0 capture input
	KEY14	TKM3C1	NSI	_	Touch key input
	AN3	ACERL	AN	_	A/D Converter external input channel
PC4/[ <del>SCS</del> ]/KEY15/ AN4	PC4	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	SCS	SIMC0 SIMC2 IFS0	ST	CMOS	SIM SPI slave select pin
	KEY15	TKM3C1	NSI	_	Touch key input
	AN4	ACERL	AN	_	A/D Converter external input channel
	PC5	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC5/[SDO]/KEY16/	SDO	SIMC0 IFS0	_	CMOS	SIM SPI serial data output
AN5	KEY16	TKM3C1	NSI	_	Touch key input
	AN5	ACERL	AN	_	A/D Converter external input channel

Rev. 1.41 22 November 10, 2023



Pin Name	Function	OPT	I/T	O/T	Description
	PC6	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC6/PTP0/KEY17/	PTP0	TMPC	_	CMOS	PTM0 output
AN6	KEY17	TKM3C1	NSI	_	Touch key input
	AN6	ACERL	AN	_	A/D Converter external input channel
	PC7	PCPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PC7/CTP0/KEY18/	CTP0	TMPC	_	CMOS	CTM0 output
AN7	KEY18	TKM3C1	NSI	_	Touch key input
	AN7	ACERL	AN		A/D Converter external input channel
	PD0	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
	PTP0B	TMPC	_	CMOS	PTM0 inverted output
PD0/PTP0B/[RX0]/ XT1	RX0	U0CR1 IFS0 IFS1	ST	_	UART0 data receive pin
	XT1	CO	LXT	_	LXT oscillator pin
	PD1	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD1/CTP0B/[TX0]/	CTP0B	TMPC	_	CMOS	CTM0 inverted output
XT2	TX0	U0CR1 IFS0	_	CMOS	UART0 data transmit pin
	XT2	CO	_	LXT	LXT oscillator pin
PD2/KEY10	PD2	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
FD2/KETTO	KEY10	TKM2C1	NSI	_	Touch key input
	PD3	PDPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PD3/PTP1B/KEY9	PTP1B	TMPC	_	CMOS	PTM1 inverted output
	KEY9	TKM2C1	NSI	_	Touch key input
VDD	VDD	_	PWR	_	Positive power supply
VSS	VSS	_	PWR	_	Negative power supply, ground.

Legend: I/T: Input type; O/T: Output type;

OPT: Optional by configuration option (CO) or register selection;
PWR: Power;
CMOS: CMOS output;
AN: Analog signal;
ST: Schmitt Trigger input;
NMOS: NMOS output;
NMOS: NMOS output;
NSI: Non-standard input;

LXT: Low frequency crystal oscillator.

# **Absolute Maximum Ratings**

Supply Voltage	$V_{ss}$ -0.3V to +6.0V
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	40°C to 85°C
I <sub>OH</sub> Total	80mA
Ior Total	100mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to these devices. Functional operation of these devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.41 23 November 10, 2023



## **D.C. Electrical Characteristics**

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, can all exert an influence on the measured values.

#### **Operating Voltage Characteristics**

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	2.2	_	5.5	
	Operating Voltage – HIRC	f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz	2.7	_	5.5	V
VDD		f <sub>SYS</sub> =f <sub>HIRC</sub> =16MHz	3.3	_	5.5	
VOD	Operating Voltage – LXT (BS86E16C/BS86D20C)	f <sub>SYS</sub> =f <sub>LXT</sub> =32.768kHz	2.2	_	5.5	V
	Operating Voltage – LIRC	f <sub>sys</sub> =f <sub>LIRC</sub> =32kHz	2.2	_	5.5	V

#### **Operating Current Characteristics**

Ta=25°C

Cymbal	Doromotor		Test Conditions		Trees	May	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
		2.2V		_	25	50	
	SLOW Mode – LIRC	3V	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz, LVR enable	_	28	56	μA
		5V		_	36	72	
		2.2V		_	27	55	
		3V	f <sub>SYS</sub> =f <sub>LXT</sub> =32768Hz, LXTLP=0	_	30	60	μA
	SLOW Mode – LXT	5V		_	48	96	
	(BS86E16C/BS86D20C)	2.2V		_	24	48	
		3V	f <sub>SYS</sub> =f <sub>LXT</sub> =32768Hz, LXTLP=1	_	25	50	μA
I <sub>DD</sub>		5V		_	36	72	
		2.2V		_	1	1.6	mA
		3V	f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	_	1.2	1.8	
		5V		_	2.2	3.3	
	FAST Mode – HIRC	2.7V		_	1.4	2.2	
	FAST Mode – HIRC	3V	f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz	_	1.6	2.4	mA
		5V		_	3.3	5	
		3.3V	f <sub>sys</sub> =f <sub>HIRC</sub> =16MHz	_	2.0	3.5	mΛ
		5V	ISYS-IHIRC-IUIVITIZ	_	4.0	6.0	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital input is setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.41 24 November 10, 2023



#### **Standby Current Characteristics**

Ta=25°C, unless otherwise specified

Cumbal	Parameter		Test Conditions	Min.	Turn	May	Max.	Unit	
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	WIIII.	Тур.	Max.	@85°C	Unit	
		2.2V		_	1.2	2.4	3.0		
	SLEEP Mode	3V	WDT on	_	1.5	3	3.7	μΑ	
		5V		_	3	5	6		
		2.2V		_	2.4	4	4.6		
	IDLE0 Mode – LIRC	3V	f <sub>SUB</sub> =f <sub>LIRC</sub> on	_	3	5	5.7	μΑ	
		5V		_	5	10	11		
		2.2V		_	4	8	8		
		3V	f <sub>SUB</sub> =f <sub>LXT</sub> on, LXTLP=0	f <sub>SUB</sub> =f <sub>LXT</sub> on, LXTLP=0	_	5	10	11	μΑ
	IDLE0 Mode – LXT	5V		_	18	30	32		
	(BS86E16C/BS86D20C)	2.2V		_	2	4	4.6		
I <sub>STB</sub>		3V	f <sub>SUB</sub> =f <sub>LXT</sub> on, LXTLP=1	_	2.5	5	5.7	μΑ	
		5V		_	6	10	11		
		2.2V		_	0.6	1	1		
		3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =8MHz	_	0.8	1.2	1.2	mA	
		5V		_	1.0	2.0	2.0		
	IDLE1 Mode – HIRC	2.7V		_	0.7	1.2	1.2		
	IDLE I Wode – HIRC	3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =12MHz	_	0.9	1.4	1.4	mA	
		5V		_	1.4	2.1	2.1		
		3.3V	f on f =16MU=	_	1.6	3.2	3.2	A	
		5V	f <sub>SUB</sub> on, f <sub>SYS</sub> =16MHz	_	2.0	4.0	4.0	mA	

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital input is setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction executed thus stopping all instruction execution.



## A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

#### High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Cumbal	Davamatav	Test	Test Conditions			Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Temp.	Min.	Тур.	IVIAX.	Unit
		3V/5V	25°C	-1%	8	+1%	
	9MHz Writer Trimmed HIBC Frequency	30/30	-40°C~85°C	-2%	8	+2%	MHz
	8MHz Writer Trimmed HIRC Frequency	2.2V~5.5V	25°C	-2.5%	8	+2.5%	IVIIIZ
		2.2V~5.5V	-40°C~85°C	-3%	8	+3%	
		3V/5V	25°C	-1%	12	+1%	
_	12ML T Writer Trimmed LUDC Frequency	30/30	-40°C~85°C	-2%	12	+2%	MHz
f <sub>HIRC</sub>	12MHz Writer Trimmed HIRC Frequency	2.7V~5.5V	25°C	-2.5%	12	+2.5%	IVITZ
		2.7 V~5.5V	-40°C~85°C	-3%	12	+3%	1
		E\/	25°C	-1%	16	+1%	
	16ML T Writer Trimmed LUDG Fraguency	5V	-40°C~85°C	-2%	16	+2%	MHz
	16MHz Writer Trimmed HIRC Frequency	2 2)/, E E)/	25°C	-2.5%	16	+2.5%	IVIITZ
		3.3V~5.5V	-40°C~85°C	-3%	16	+3%	

- Note: 1. The 3V/5V values for  $V_{DD}$  are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.
  - 2. The row below the 3V/5V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.2V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.
  - 3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within  $\pm 20\%$ .


#### Low Speed Oscillators Characteristics - LIRC & LXT

Cumbal	Parameter	Test	Conditions	Min.	Trees	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Temp.	IVIIII.	Тур.	wax.	Unit
_	LIDO Francisco	2 2)/ 5 5)/	25°C	-10%	32	+10%	LI I=
f <sub>LIRC</sub>	LIRC Frequency	2.2V~5.5V	-40°C~85°C	-50%	32	+60%	kHz
t <sub>START</sub>	LIRC Start Up Time	_	-40°C~85°C	_	_	500	μs
f <sub>LXT</sub>	LXT Frequency (BS86E16C/BS86D20C)	_	25°C	_	32.768	_	kHz

Rev. 1.41 26 November 10, 2023



#### **Operating Frequency Characteristic Curves**



#### **System Start Up Time Characteristics**

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Tren	May	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIIII.	Тур.	Max.	Unit
	Out to the Other to the Time	_	f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	16	_	t <sub>HIRC</sub>
	System Start-up Time Wake-up from condition where f <sub>SYS</sub> is off	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>LIRC</sub>
	Wake up from condition where 1919 to on	_	f <sub>SYS</sub> =f <sub>SUB</sub> =*f <sub>LXT</sub>	_	128	_	t <sub>LXT</sub>
t <sub>sst</sub>	System Start-up Time	_	f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	2	_	tн
	Wake-up from condition where f <sub>SYS</sub> is on	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub> or *f <sub>LXT</sub>	_	2	_	t <sub>SUB</sub>
	System Speed Switch Time	_	$f_{\text{HIRC}}$ switches from off $\rightarrow$ on	_	16	_	t <sub>HIRC</sub>
	FAST to SLOW Mode or SLOW to FAST Mode	_	* $f_{LXT}$ switches from off $\rightarrow$ on	_	128	_	t <sub>LXT</sub>
	System Reset Delay Time Reset source from Power-on reset or LVR hardware reset	_	RR <sub>POR</sub> =5V/ms	42	48	54	ms
t <sub>RSTD</sub>	System Reset Delay Time LVRC/WDTC software reset	_	_				
	System Reset Delay Time Reset source from WDT overflow			14	16	18	ms
t <sub>SRESET</sub>	Minimum Software Reset Width to Reset	_	_	45	90	120	μs

- Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.
  - 2. The time units, shown by the symbols  $t_{HIRC}$ ,  $t_{SYS}$  etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC} = 1/f_{HIRC}$ ,  $t_{SYS} = 1/f_{SYS}$  etc.
  - 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time,  $t_{START}$ , as provided in the LIRC frequency table, must be added to the  $t_{SST}$  time in the table above.
  - 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.
  - 5. The LXT oscillator is only available for the BS86E16C/BS86D20C device.

Rev. 1.41 27 November 10, 2023



# **Input/Output Characteristics**

Ta=25°C

Coursels ad	Downwater		Test Conditions	Min	T	Marr	I I m i 4
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
.,	Institute of the No. Double	5V		0	_	1.5	V
V <sub>IL</sub>	Input Low Voltage for I/O Ports	_	_	0	_	$0.2V_{\text{DD}}$	\ \ \ \ \
V <sub>IH</sub>	Input High Voltage for I/O Ports	5V		3.5	_	5.0	V
VIH	input high voltage for 1/O Forts	_	_	$0.8 V_{\text{DD}}$	_	$V_{DD}$	V
		3V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PXNS=0, x=A, C, D, E or F		32	_	
	Sink Current for I/O Ports	30	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=1, x=A, C, D, E or F	25	50	_	mA
I <sub>OL</sub>	(PA, PC, PD, PE, PF)	5V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=0, x=A, C, D, E or F	32	64	_	IIIA
		οv	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=1, x=A, C, D, E or F	50	100	_	
	Sink Current for I/O Darta (DD)	3V	\/ -0.4\/	16	32	_	A
	Sink Current for I/O Ports (PB)	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	32	64	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=00	-1.0	-2.0	_	
		5V	VOH-0.9 VDD, FXF3-00	-2.0	-4.0	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=01	-1.75	-3.5	_	
Іон	Source Current for I/O Ports	5V	VOH-U.9VDD, FXF3-UT	-3.5	-7.0	_	mA
IOH	Source Current for 1/O Forts	3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=10	-2.5	<b>-</b> 5.0	_	''''^
		5V	VOH-0.9 VDD, FXF3-10	-5.0	-10	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , PxPS=11	-5.5	-11	_	
		5V	VOH-0.9 VDD, FXF3-11	-11	-22	_	
R <sub>PH</sub>	Pull-high Resistance for I/O Ports (Note)	3V		20	60	100	kΩ
IXPH	Full-High Resistance for 1/O Forts	5V	_	10	30	50	K22
t <sub>TCK</sub>	TM Clock Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t <sub>TPI</sub>	TM Capture Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
f <sub>TMCLK</sub>	TM Maximum Timer Clock Source Frequency	5V	_	_	_	1	f <sub>SYS</sub>
t <sub>CPW</sub>	TM Minimum Capture Pulse Width	_	_	2	_	_	t <sub>TMCLK</sub>
t <sub>INT</sub>	External Interrupt Minimum Pulse Width	_	_	10		_	μs

Note: The  $R_{PH}$  internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the  $R_{PH}$  value.

Rev. 1.41 28 November 10, 2023



# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specified

Cumbal	Parameter	Te	est Conditions	Min.	Tren	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	WIII.	Тур.	wax.	Unit
V <sub>RW</sub>	V <sub>DD</sub> for Read / Write	_	_	$V_{\text{DDmin}}$	_	$V_{\text{DDmax}}$	V
Flash Pro	ash Program / Data EEPROM Memory						
<b>+</b>	Erase / Write Cycle Time – Flash Program Memory	_	_	_	2	3	ms
t <sub>DEW</sub>	Write Cycle Time – Data EEPROM Memory	_	_	_	4	6	ms
I <sub>DDPGM</sub>	Programming / Erase Current on V <sub>DD</sub>	_	_	_	_	5.0	mA
Ep	Cell Endurance – Flash Program Memory	_	_	10K	_	_	E/W
<b>□</b> P	Cell Endurance – Data EEPROM Memory	_	_	100K	_	_	E/W
t <sub>RETD</sub>	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Dat	a Memory						
V <sub>DR</sub>	RAM Data Retention Voltage		_	1.0	_	_	V

Note: "E/W" means Erase/Write times.

## **LVD/LVR Electrical Characteristics**

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Tim	Max.	Unit		
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIIII.	Тур.	wax.	Unit		
		_	LVR enable, voltage select 2.1V		2.1				
VIVR	Low Voltage Reset Voltage	_	LVR enable, voltage select 2.55V	-5%	2.55	+5%			
V LVR	Low vollage Reset vollage	_	LVR enable, voltage select 3.15V	-5%	3.15	+5%			
		_	LVR enable, voltage select 3.8V		3.8				
			LVD enable, voltage select 2.0V		2.0				
		_	LVD enable, voltage select 2.2V		2.2				
			LVD enable, voltage select 2.4V		2.4				
V <sub>LVD</sub>	Low Voltage Detection Voltage	_	LVD enable, voltage select 2.7V	-5%	2.7	+5%			
VLVD	Low voltage Detection voltage		LVD enable, voltage select 3.0V	-5%	3.0	3.0	3.0	+5%	
		_	LVD enable, voltage select 3.3V		3.3				
		_	LVD enable, voltage select 3.6V		3.6				
		_	LVD enable, voltage select 4.0V		4.0				
		3V	LVD enable, LVR enable,	_	_	18	μA		
I <sub>LVRLVDBG</sub>	Operating Current	5V	VBGEN = 0	_	20	25	μA		
ILVRLVDBG	Operating Current	3V	LVD enable, LVR enable,	_	_	150	μA		
		5V	VBGEN = 1	_	180	200	μA		
t <sub>LVDS</sub>	LVDO Stable Time	_	For LVR enable, VBGEN=0, LVD off → on	_	_	15	μs		
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	_	120	240	480	μs		
t <sub>LVD</sub>	Minimum Low Voltage Width to Interrupt	_	_	60	120	240	μs		

Rev. 1.41 29 November 10, 2023

## A/D Converter Electrical Characteristics

Ta=-40°C~85°C

Coursels and	Parameter		Test Conditions	Min	T	Mari	11
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	_	_	2.2	_	5.5	V
V <sub>ADI</sub>	Input Voltage	_	_	0	_	V <sub>REF</sub>	V
V <sub>REF</sub>	Reference Voltage	_	_	2	_	$V_{DD}$	V
N <sub>R</sub>	Resolution	_	_	_	_	12	Bit
DNL	Differential Non-linearity	_	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-3	_	+3	LSB
INL	Integral Non-linearity	_	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-4	_	+4	LSB
		2.2V		_	300	420	μA
I <sub>ADC</sub>	Additional Current Consumption for A/D Converter Enable	3V	No load, t <sub>ADCK</sub> =0.5µs		340	500	μΑ
	Converter Enable	5V		_	500	700	μΑ
t <sub>ADCK</sub>	Clock Period	_	_	0.5	_	10	μs
t <sub>ON2ST</sub>	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t <sub>ADC</sub>	Conversion Time (Including A/D Sample and Hold Time)	_	_	_	16	_	tadck
t <sub>ADS</sub>	Sampling Time	_	_	_	4	_	t <sub>ADCK</sub>

# **Internal Reference Voltage Characteristics**

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Time	Max.	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	WIII.	Тур.	IVIAX.	Unit
$V_{BG}$	Bandgap Reference Voltage	_	_	-3%	1.09	+3%	V
I <sub>BG</sub>	Additional Current for Bandgap Reference Enable	_	_	_	200	300	μA
t <sub>BGS</sub>	V <sub>BG</sub> Turn-on Stable Time	_	No load	_	_	200	μs


Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise described.

- $2.\,A\,0.1\mu F$  ceramic capacitor should be connected between VDD and GND.
- 3. The  $V_{\text{BG}}$  voltage is used as the A/D converter internal signal input.

## **Power-on Reset Characteristics**

Ta=25°C

Symbol	Parameter	Т	est Conditions	Min.	Typ.	Max.	Unit
Syllibol	Farameter	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Typ.	IVIAX.	Ullit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR <sub>POR</sub>	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	_	_	1	_	_	ms



Rev. 1.41 30 November 10, 2023




## **System Architecture**

A key factor in the high-performance features of the range of microcontrollers is attributed to their internal system architecture. These devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes these devices suitable for low-cost, high-volume production for controller applications.

#### **Clocking and Pipelining**

The main system clock, derived from either a HIRC, LIRC or LXT oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. Note that the LXT oscillator is only available for the BS86E16C/BS86D20C device. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



**System Clocking and Pipelining** 

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.

Rev. 1.41 31 November 10, 2023





Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. For the device whose memory capacity is greater than 8K words, the Program Memory address may be located in a certain program memory bank which is selected by the program memory bank pointer bit, PBP0. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Device	Program Counter	
	High Byte	Low Byte (PCL)
BS86C08C	PC11~PC8	PCL7~PCL0
BS86D12C	PC12~PC8	PCL7~PCL0
BS86E16C	PBP0, PC12~PC8	PCL7~PCL0
BS86D20C	PC12~PC8	PCL7~PCL0

**Program Counter** 

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

#### Stack


This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

Rev. 1.41 32 November 10, 2023



If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



#### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations:
   ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA,
   LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations:
   AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA,
   LAND, LOR, LXOR, LANDM, LORM, LXORM, LCPL, LCPLA
- Rotation:
   RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC,
   LRRA, LRR, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision:
   JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI,
   LSZ, LSZA, LSNZ, LSIZ, LSDZ, LSIZA, LSDZA

Rev. 1.41 33 November 10, 2023


## **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For these devices the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Device	Capacity	Banks
BS86C08C	4K×16	0
BS86D12C	8K×16	0
BS86E16C	16K×16	0, 1
BS86D20C	8K×16	0

#### **Structure**

The Program Memory has a capacity of 4K×16 to 16K×16 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.


After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" instructions respectively when the memory [m] is located in sector 0. If the memory [m] is located in other sectors except sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]"

Rev. 1.41 34 November 10, 2023



or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.



#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which refers to the start address of the last page within the 8K Program Memory of the microcontroller. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "1F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific page pointed by the TBHP register if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Rev. 1.41 35 November 10, 2023



#### **Table Read Program Example**

```
tempreg1 db ?
                  ; temporary register #1
tempreg2 db ?
                   ; temporary register #2
mov a,06h
                  ; initialise low table pointer - note that this address
                  ; is referenced
mov tblp,a
                  ; to the last page or the page that thhp pointed
mov a,1Fh
                  ; initialise high table pointer
mov tbhp,a
tabrd tempreg1
                  ; transfers value in table referenced by table pointer data at program
                  ; memory address "1F06H" transferred to tempreg1 and TBLH
dec tblp
                  ; reduce value of table pointer by one
tabrd tempreg2
                  ; transfers value in table referenced by table pointer
                  ; data at program memory address "1F05H" transferred to
                   ; tempreg2 and TBLH
                   ; in this example the data "1AH" is transferred to tempreq1 and data "OFH"
                   ; to register tempreg2
                  ; sets initial address of program memory
org 1F00h
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```

#### In Circuit Programming - ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the devices.


Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD (BS86C08C/BS86D12C) VDD & VDDIO (BS86E16C/BS86D20C)	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the devices is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.

Rev. 1.41 36 November 10, 2023





Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF. \*\* shows the VDDIO pin is only available for the BS86E16C/BS86D20C device.

### On-Chip Debug Support - OCDS

There are EV chips named BS86CV08C, BS86DV12C, BS86EV16C and BS86DV20C which are used to emulate the real MCU devices named BS86C08C, BS86D12C, BS86E16C and BS86D20C respectively. The EV chip devices also provide an "On-Chip Debug" function to debug the real MCU devices during the development process. The EV chips and the real MCU devices are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip device for debugging, the corresponding pin functions shared with the OCDSDA and OCDSCK pins in the real MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip OCDS Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD (BS86CV08C/BS86DV12C) VDD & VDDIO (BS86EV16C/BS86DV20C)	Power Supply
VSS	VSS	Ground

Rev. 1.41 37 November 10, 2023



## **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

### **Structure**


The overall Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the devices is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH. Switching between the different Data Memory sectors is achieved by setting the Memory Pointers to the correct value if using the indirect addressing method.

Device	Special Purpose Data Memory	General Purpose Data Memory		
	Located Sectors	Capacity	Sector: Address	
BS86C08C	Sector 0, Sector 1	384×8	Sector 0: 80H~FFH Sector 1: 80H~FFH Sector 2: 80H~FFH	
BS86D12C	Sector 0, Sector 1	512×8	Sector 0: 80H~FFH Sector 1: 80H~FFH Sector 2: 80H~FFH Sector 3: 80H~FFH	
BS86E16C BS86D20C	Sector 0, Sector 1	768×8	Sector 0: 80H~FFH Sector 1: 80H~FFH Sector 2: 80H~FFH Sector 3: 80H~FFH Sector 4: 80H~FFH Sector 5: 80H~FFH	

**Data Memory Summary** 

Rev. 1.41 38 November 10, 2023





Note: N=1 for BS86C08C; N=3 for BS86D12C; N=5 for BS86E16C/BS86D20C **Data Memory Structure** 

### **Data Memory Addressing**

For these devices that support the extended instructions, there is no Bank Pointer for Data Memory addressing. The Bank Pointer, PBP, is only available for Program Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has up to 11 valid bits for these devices, the high byte indicates a sector and the low byte indicates a specific address.

### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.41 39 November 10, 2023



	Sector 0	Sector 1		Sector 0	Sector 1
00H	IAR0		40H	PDPU	EEC
01H	MP0		41H		
02H	IAR1		42H		
03H	MP1L		43H		
04H	MP1H		44H	TKTMR	
05H	ACC		45H	TKC0	
06H	PCL		46H	TK16DL	
07H	TBLP		47H	TK16DH	
08H	TBLH		48H	TKC1	
09H	TBHP		49H	TKM016DL	
0AH	STATUS		4AH	TKM016DH	
0BH	SMOD		4BH	TKM0ROL	
0CH	IAR2		4CH	TKM0ROH	
0DH	MP2L		4DH	TKM0C0	
0EH	MP2H		4EH	TKM0C1	
0FH	INTEG		4FH	TKM116DL	
10H	INTC0		50H	TKM116DH	
11H	INTC1		51H	TKM1ROL	
12H	INTC2		52H	TKM1ROH	
13H	INTC3		53H	TKM1C0	
14H	PA		54H	TKM1C1	
15H	PAC		55H		
16H	PAPU		56H		
17H	PAWU		57H		
18H	SLEDC0		58H		
19H	SLEDC1		59H		
1AH	WDTC		5AH		
1BH	TBC		5BH		
1CH	PSCR		5CH		
1DH	LVRC		5DH		
1EH	EEA		5EH		
1FH	EED		5FH		
20H	PB	SLEDCOM0	60H		
21H	PBC	SLEDCOM1	61H	CTM0C0	
22H	PBPU	SLEDCOM2	62H	CTM0C1	
23H	IICC0		63H	CTM0DL	
24H	IICC1		64H	CTM0DH	
25H	IICD		65H	CTM0AL	
26H	IICA		66H	CTM0AH	
27H	IICTOC		67H	PTM0C0	
28H	U0SR		68H	PTM0C1	
29H	U0CR1		69H	PTM0DL	
2AH	U0CR2		6AH	PTM0DH	
2BH	TXR_RXR0		6BH	PTM0AL	
2CH	BRG0		6CH	PTM0AH	
2DH	SADOL		6DH	PTM0RPL	
2EH	SADOH		6EH	PTM0RPH	
2FH	SADC0		6FH		
30H	SADC1		70H		
31H	ACERL		71H		
32H	TMPC		72H		
33H	IFS0		73H		
34H	IFS1		74H		
35H	IFS2		75H		
36H			76H		
37H	LVDC		77H		
38H	D-2		78H		
39H	PC		79H		
3AH	PCC		7AH		
3BH	PCPU		7BH		
3CH	OTDI		7CH		
3DH	CTRL		7DH		
3EH	PD		7EH		
3FH	PDC		7FH		
	: Unused, read	as 00H			

Special Purpose Data Memory Structure - BS86C08C

Rev. 1.41 40 November 10, 2023



	Sector 0	Sector 1		Sector 0	Sector 1
00H	IAR0		40H	PDPU	EEC
01H	MP0		41H		
02H	IAR1		42H		
03H	MP1L		43H		
04H	MP1H		44H	TKTMR	
05H	ACC		45H	TKC0	
06H	PCL		46H	TK16DL	
07H	TBLP		47H	TK16DH	
08H	TBLH		48H	TKC1	
09H	TBHP		49H	TKM016DL	
0AH	STATUS		4AH	TKM016DH	
0BH	SMOD		4BH	TKM0ROL	
0CH	IAR2		4CH	TKM0ROH	
0DH	MP2L		4DH	TKM0C0	
0EH	MP2H		4EH	TKM0C1	
0FH	INTEG		4FH	TKM116DL	
10H	INTC0		50H	TKM116DH	
11H	INTC1		51H	TKM1ROL	
12H	INTC2		52H	TKM1ROH	
13H	INTC3		53H	TKM1C0	
14H	PA		54H	TKM1C1	
15H	PAC		55H	TKM216DL	
16H	PAPU		56H	TKM216DH	
17H	PAWU		57H	TKM2ROL	
18H	SLEDC0		58H	TKM2ROH	
19H	SLEDC1		59H	TKM2C0	
1AH	WDTC		5AH	TKM2C1	
1BH	TBC		5BH		
1CH	PSCR		5CH		
1DH	LVRC		5DH		
1EH	EEA		5EH		
1FH	EED PB	SLEDCOM0	5FH		
20H	PBC	SLEDCOM0 SLEDCOM1	60H 61H	CTM0C0	
21H 22H	PBPU	SLEDCOM1	62H	CTM0C1	
23H	IICC0	SLEDCOWZ	63H	CTM0DL	
24H	IICC1		64H	CTM0DH	
25H	IICD		65H	CTM0AL	
26H	IICA		66H	CTM0AH	
27H	IICTOC		67H	PTM0C0	
28H	U0SR		68H	PTM0C1	
29H	U0CR1		69H	PTM0DL	
2AH	U0CR2		6AH	PTM0DH	
2BH	TXR_RXR0		6BH	PTM0AL	
2CH	BRG0		6CH	PTM0AH	
2DH	SADOL		6DH	PTM0RPL	
2EH	SADOH		6EH	PTM0RPH	
2FH	SADC0		6FH		
30H	SADC1		70H		
31H	ACERL		71H		
32H	TMPC		72H		
33H	IFS0		73H		
34H	IFS1		74H		
35H	IFS2		75H		
36H			76H		
37H	LVDC		77H		
38H			78H		
39H	PC		79H		
3AH	PCC		7AH		
3BH	PCPU		7BH		
3CH	OTDI		7CH		
3DH	CTRL		7DH		
3EH	PD		7EH		
3FH	PDC		7FH		
	: Unused, read	as 00H			

Special Purpose Data Memory Structure – BS86D12C



	Sector 0	Sector 1		Sector 0	Sector 1
00H	IAR0		40H	PDPU	EEC
01H	MP0		41H	PE	
02H	IAR1		42H	PEC	
03H	MP1L		43H	PEPU	
04H	MP1H		44H	TKTMR	
05H	ACC		45H	TKC0	
06H	PCL		46H	TK16DL	
07H	TBLP		47H	TK16DH	
08H	TBLH		48H	TKC1	
09H	TBHP		49H	TKM016DL	
0AH	STATUS		4AH	TKM016DH	
0BH	PBP		4BH	TKM0ROL	
0CH	IAR2		4CH	TKM0ROH	
0DH	MP2L		4DH	TKM0C0	
0EH	MP2H		4EH	TKM0C1	
0FH	INTEG		4FH	TKM116DL	
10H	INTC0		50H	TKM116DH	
11H	INTC1		51H	TKM1ROL	
12H	INTC2		52H	TKM1ROH	
13H	INTC3		53H	TKM1C0	
14H	PA		54H	TKM1C1	
15H	PAC		55H	TKM216DL	
16H	PAPU		56H	TKM216DH	
17H	PAWU		57H	TKM2ROL	
18H	SLEDC0		58H	TKM2ROH	
19H	SLEDC1		59H	TKM2C0	
1AH	WDTC		5AH	TKM2C1	
1BH	TBC		5BH	TKM316DL	
1CH	PSCR		5CH	TKM316DH TKM3ROL	
1DH 1EH	LVRC EEA		5DH 5EH	TKM3ROL TKM3ROH	
1FH	EED		5FH	TKM3C0	
20H	PB	SLEDCOM0	60H	TKM3C1	
21H	PBC	SLEDCOM0 SLEDCOM1	61H	CTM0C0	
22H	PBPU	SLEDCOM2	62H	CTM0C1	
23H	IICC0	SLEDCOM3	63H	CTM0DL	
24H	IICC1	SLEDCOM4	64H	CTM0DH	
25H	IICD	PMPS	65H	CTM0AL	
26H	IICA		66H	CTM0AH	
27H	IICTOC		67H	PTM0C0	
28H	U0SR		68H	PTM0C1	
29H	U0CR1		69H	PTM0DL	
2AH	U0CR2		6AH	PTM0DH	
2BH	TXR_RXR0		6BH	PTM0AL	
2CH	BRG0		6CH	PTM0AH	
2DH	SADOL		6DH	PTM0RPL	
2EH	SADOH		6EH	PTM0RPH	
2FH	SADC0		6FH	PTM1C0	
30H	SADC1		70H	PTM1C1	
31H	ACERL		71H	PTM1DL	
32H	TMPC		72H	PTM1DH	
33H	IFS0		73H	PTM1AL	
34H	IFS1		74H	PTM1AH	
35H	IFS2		75H	PTM1RPL	
36H	LVDC		76H	PTM1RPH	
37H	LVDC		77H	U1SR	
38H 30⊔	SMOD		78H	U1CR1	
39H	PC		79H	U1CR2	
3AH 3BH	PCC PCPU		7AH 7BH	TXR_RXR1	
3BH 3CH	MFI		7BH 7CH	BRG1 PF	
3DH	CTRL		7CH 7DH	PFC	
3EH	PD		76H	PFPU	
3FH	PDC		7EH	SLEDC2	
		0011			
	Unused read:	20 HHH			

: Unused, read as 00H

Special Purpose Data Memory Structure – BS86E16C

Rev. 1.41 42 November 10, 2023



OH		Sector 0	Sector 1		Sector 0	Sector 1
OAH	00H			40H		
MPIL   MPIH   A4H   TKTMR     OSH   ACC   A5H   TKC0     OSH   PCL   A9H   TK15DL     OSH   TBLP   A7H   TK15DH     OSH   TBLP   A9H   TKM016DL     OSH   TBLP   A9H   TKM016DL     OSH   TSLTUS   A9H   TKM016DL     OSH   TSLTUS   A9H   TKM016DL     OSH   MP2L   A9H   TKM016DL     OSH   TKM116DL   TKM116DL     OSH   TKM116DL   TKM116DL     OSH   TKM116DL   TKM116DL     OSH   TSM116DL	01H	MP0		41H		
ACC	02H	IAR1		42H		
See	03H	MP1L		43H		
06H         PCL           07H         TBLP           08H         TBLH           08H         TBLP           08H         TBHP           0AH         STATUS           0AH         TKM016DL           0CH         IAR2           0DH         MP2L           0DH         MRXD           0DH         MRXD           0DH         MRXD           0DH         MRXH           1DH         IKINGC           1DH         IKINGC           1DH         PAPU           1DH         SEDC1           1AH         WDTC           1BH         TEC           1BH         TEC           1BH         TEC           1BH         TEC	04H	MP1H		44H	TKTMR	
O7H	05H			45H	TKC0	
Description						
09H         TBHP         49H         TKM016DL           08H         STATUS         48H         TKM076DH           08H         MBH         TKM0ROH         TKM0ROH           09H         MPZL         40H         TKM0CO           06H         MPZH         40H         TKM0CO           06H         MPZH         44H         TKM0CO           06H         MPZH         44H         TKM0CO           10H         INTCO         50H         TKM16DH           11H         INTC3         53H         TKM16DH           13H         INTC3         53H         TKM1CO           13H         PAC         55H         TKM216DL           16H         PAPU         56H         TKM216DL           17H         PAWU         57H         TKM226DL           18H         SLEDCO         58H         TKM226DL           18H         SLEDCO         58H         TKM226DL           18H         JEDCO         58H         TKM2ROL           18H         JEDCO         58H         TKM2ROL           18H         JEDCO         58H         TKM2ROL           18H         JEDCO         58H <t< td=""><td></td><td>TBLP</td><td></td><td></td><td></td><td></td></t<>		TBLP				
AAH         STATUS         4AH         TKM016DH           OCH         IAR2         4CH         TKM0ROL           OCH         MP2L         4CH         TKM0CO           OEH         MP2H         4EH         TKM0CO           OEH         MP1H         TKM1CO         5CH         TKM116DH           OEH         INTC         53H         TKM16CH         5CH         TKM18CH           11H         INTC2         53H         TKM1CO         5CH         TKM216DH         5CH						
DBH						
OCH         IAR2         4CH         TKM0COH           OBH         MP2L         4EH         TKM0CO           OFH         INTEG         4EH         TKM16DL           10H         INTCO         50H         TKM116DL           11H         INTC1         51H         TKM116DL           12H         INTC2         53H         TKM1COL           13H         INTC3         53H         TKM1COL           14H         PA         54H         TKM1COL           15H         PAC         55H         TKM216DL           16H         PAPU         57H         TKM216DL           17H         PAWU         58H         TKM216DL           18H         SLEDCO         58H         TKM216DL           19H         SLEDCOI         58H         TKM220O           18H         TBC         58H         TKM2COI           18H         TBC         58H         TKM316DL           19H         SLEDCOI         50H         TKM316DL           10H         LVRC         5DH         TKM30OL           12H         PEE         SLEDCOMD         60H         TKM33COH           12H         PBE		STATUS				
ODH         MP2L MP2H OPH         4DH MP2H MP2H MP2H OPH         TKM0C0 MP2H MFM0C1 MFM0C1 MFM0C1 MFM0C1 MFM16DL MFM		LADO				
OEH         MP2H         4EH         TKM0C1           OFH         INTEG         4FH         TKM116DL           10H         INTC0         50H         TKM116DL           11H         INTC2         52H         TKM116DH           13H         INTC3         53H         TKM1C0           15H         PAC         55H         TKM216DL           16H         PAPU         56H         TKM216DL           17H         PAWU         57H         TKM26OL           18H         SLEDC0         59H         TKM276DL           18H         SLEDC0         59H         TKM27CO           18H         TBC         59H         TKM2CO           18H         TBC         59H         TKM2CO           18H         TBC         59H         TKM316DL           19H         SLEDCOI         59H         TKM316DL           10H         LVRC         59H         TKM376DL           10H         LVRC         59H         TKM376DL           10H         EED         59H         TKM376DL           20H         PB         SLEDCOM1         60H         TKM380DL           21H         PBC <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
OFH						
10H						
11H						
12H						
13H						
14H						
15H						
16H						
TH						
19H   SLEDC1   14H   WDTC   15AH   TKM2C1   TKM2C1   TKM316DL   TKM316DL   TKM316DL   TKM316DL   TKM316DL   TKM3ROL   TKM3ROL   TKM3ROL   TKM3ROL   TKM3ROL   TKM3ROH   TKM3C1   TKM3C0   TKM3ROH   TKM3C1   TKM3C0   TKM3C1   TKM3C0   TKM3C1   TKM						
1AH         WDTC         5AH         TKM2C1           1BH         TBC         5BH         TKM316DL           1CH         PSCR         5CH         TKM316DL           1DH         LVRC         5DH         TKM3ROL           1EH         EEA         5EH         TKM3ROH           1FH         EED         5FH         TKM3C0           20H         PB         SLEDCOM0         60H         TKM3C1           21H         PBC         SLEDCOM1         61H         CTM0C0           22H         PBPU         SLEDCOM2         62H         CTM0C1           23H         SIMTOC         63H         CTM0DL           24H         SIMC0         64H         CTM0DH           25H         SIMC1         65H         CTM0AL           26H         SIMC2/SIMA         67H         PTM0C0           28H         UOSR         68H         PTM0C1           29H         UOCR1         69H         PTM0DL           2AH         UOCR2         6AH         PTM0DH           2CH         BRG0         6CH         PTM0AH           2CH         BRG0         6CH         PTM0AH           2CH <td>18H</td> <td>SLEDC0</td> <td></td> <td>58H</td> <td>TKM2ROH</td> <td></td>	18H	SLEDC0		58H	TKM2ROH	
Text	19H	SLEDC1		59H	TKM2C0	
1CH         PSCR         5CH         TKM316DH         TKM370L         5CH         TKM370L         5CH         TKM370L         5CH         TKM370L         5CH         TKM370L         5CH         TKM370D         5CH         TKM370H         5CH         TKM370D         6CH         TKM370H         5CH         5CH         TKM370D         6CH         TKM370D         6CH         7CH         5CH         5CH <td< td=""><td>1AH</td><td>WDTC</td><td></td><td>5AH</td><td>TKM2C1</td><td></td></td<>	1AH	WDTC		5AH	TKM2C1	
1DH         LVRC         5DH         TKM3ROL           1EH         EEA         5EH         TKM3ROH           1FH         EED         5FH         TKM3CO           20H         PB         SLEDCOM0         60H         TKM3C1           21H         PBC         SLEDCOM1         61H         CTM0C0           22H         PBPU         SLEDCOM2         62H         CTM0C1           23H         SIMTOC         63H         CTM0DL           24H         SIMC0         64H         CTM0DH           25H         SIMC1         65H         CTM0AL           26H         SIMD         66H         CTM0AL           27H         SIMC2/SIMA         66H         PTM0C1           28H         UOSR         68H         PTM0C1           29H         UOCR1         69H         PTM0DL           2AH         UOCR2         6AH         PTM0DH           2BH         TXR_RXR0         6CH         PTM0AH           2DH         SADOL         6CH         PTM0AH           2FH         SADOO         6CH         PTM0RPH           30H         SADC1         70H         PTM1C1           31	1BH	TBC		5BH	TKM316DL	
1EH         EEA         5EH         TKM3ROH           1FH         EED         SLEDCOM0         60H         TKM3C1           20H         PB         SLEDCOM1         61H         CTM0C1           21H         PBPU         SLEDCOM2         62H         CTM0C1           23H         SIMTOC         63H         CTM0DL           24H         SIMC0         64H         CTM0DL           25H         SIMC1         65H         CTM0AL           26H         SIMD         66H         CTM0AL           27H         SIMC2/SIMA         66H         PTM0C0           28H         U0SR         68H         PTM0C1           29H         U0CR1         69H         PTM0DL           20H         PRRO         69H         PTM0DL           20H         SADC0         60H         PTM0AL           20H         SADOL         60H         PTM0RPL           20H         SADC0         60H         PTM1C0           30H         SADC1         70H         PTM1C0           33H         IFS0         73H         PTM1DL           34H         IFS1         73H         PTM1DH           36H <td>1CH</td> <td>PSCR</td> <td></td> <td>5CH</td> <td></td> <td></td>	1CH	PSCR		5CH		
1FH         EED         5FH         TKM3C0           20H         PB         SLEDCOM0         60H         TKM3C1           21H         PBC         SLEDCOM2         62H         CTM0C0           22H         PBPU         SLEDCOM2         62H         CTM0C1           23H         SIMTOC         63H         CTM0DL           24H         SIMC0         64H         CTM0AL           25H         SIMC1         66H         CTM0AL           26H         SIMD         66H         CTM0AL           27H         SIMC2/SIMA         67H         PTM0C0           28H         UOSR         68H         PTM0C1           29H         UOCR1         68H         PTM0DL           2AH         UOCR2         68H         PTM0DL           2BH         TXR_RXR0         68H         PTM0AH           2CH         BRG0         6CH         PTM0AH           2DH         SADOL         6CH         PTM0RPL           30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1DL           32H         TMPC         72H         PTM1DH           33H						
20H         PB         SLEDCOM0         60H         TKM3C1           21H         PBC         SLEDCOM1         61H         CTM0C0           22H         PBPU         SLEDCOM2         63H         CTM0C1           23H         SIMTOC         63H         CTM0DL         64H         CTM0DH           24H         SIMC0         64H         CTM0DH         66H         CTM0AL         66H         PTM0C1         68H         PTM0C1         68H         PTM0DL         66H         PTM0DL         66H         PTM0DH         66H         PTM0AH         66H         PTM0AH         66H         PTM0AH         66H         PTM0AH         66H         PTM0AH         66H         PTM0AH         66H         66H         PTM0AH         66H         66H         PTM0AH         66H         66H         70H         70H <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
21H         PBC         SLEDCOM1         61H         CTM0C0           22H         PBPU         SLEDCOM2         62H         CTM0C1           23H         SIMTOC         63H         CTM0DH         63H         CTM0DH           24H         SIMC0         64H         CTM0DH         66H         CTM0AL         66H         CTM0AH         67H         PTM0C0         68H         PTM0C1         68H         PTM0C1         68H         PTM0C1         68H         PTM0C1         68H         PTM0C1         68H         PTM0DL         68H         6CH         PTM0DH         68H         PTM0C1         68H         PTM0C1         68H         PTM0C1         68H         PTM0C1         68H         PTM0AL         68H         PTM0AL         68H         PTM0AL         68H         PTM0AL         68H         PTM0C1         78H         78H         PTM1C0         70H         PTM1C1         78H         78H         PTM1C1         72H         PTM1DH         73H         73H         PTM1AL         74H         PTM1AL						
22H         PBPU         SLEDCOM2         62H         CTM0C1           23H         SIMTOC         63H         CTM0DL           24H         SIMC0         64H         CTM0DL           25H         SIMC1         65H         CTM0AL           26H         SIMD         66H         CTM0AH           27H         SIMC2/SIMA         67H         PTM0C0           28H         UOSR         68H         PTM0C1           29H         UOCR1         69H         PTM0DL           2AH         UOCR2         68H         PTM0DH           2BH         TXR_XR0         66H         PTM0AL           2CH         BRG0         6CH         PTM0AL           2CH         SADOL         6DH         PTM0RPL           2FH         SADOL         6H         PTM0RPL           2FH         SADC0         70H         PTM1C1           30H         SADC1         70H         PTM1DL           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1AL           34H         IFS1         74H         PTM1RPL           36H         74H         PTM1RPL<						
SIMTOC   SIMC1   SIMC0   SIMC1   SIMC1   SIMC1   SIMC1   SIMC1   SIMC1   SIMC1   SIMC2   SIMC1   SIMC2   SIM						
24H         SIMC0         64H         CTM0DH           25H         SIMC1         65H         CTM0AL           26H         SIMD         66H         CTM0AH           27H         SIMC2/SIMA         67H         PTM0C0           28H         U0SR         68H         PTM0C1           29H         U0CR1         69H         PTM0DH           29H         U0CR2         6AH         PTM0DH           28H         TXR_RXR0         6BH         PTM0AL           20H         SADOL         6CH         PTM0AL           20H         SADOL         6CH         PTM0AL           20H         SADOL         6CH         PTM0PL           30H         SADC0         6FH         PTM1C0           30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1DL           32H         TMPC         72H         PTM1DL           33H         IFS0         73H         PTM1AL           34H         PTM1AL         74H         PTM1AH           36H         75H         PTM1RPL         76H           36H         76H         PTM1RPL         76H			SLEDCOM2			
25H         SIMC1         65H         CTMOAL           26H         SIMD         66H         CTMOAH           27H         SIMC2/SIMA         67H         PTMOC0           28H         UOSR         68H         PTMOC1           29H         UOCR1         69H         PTMODH           2AH         UOCR2         6AH         PTMODH           2BH         TXR_RXR0         6BH         PTMOAL           2CH         BRG0         6CH         PTMORH           2DH         SADOL         6DH         PTMORPH           2FH         SADC0         6FH         PTMORPH           30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1C1           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1AH           34H         IFS1         74H         PTM1RPL           36H         76H         PTM1RPL           36H         76H         PTM1RPL           37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM4ROL           38H						
26H         SIMD         66H         CTM0AH           27H         SIMC2/SIMA         67H         PTM0C0           28H         U0SR         68H         PTM0C1           29H         U0CR1         69H         PTM0DL           2AH         U0CR2         6AH         PTM0DH           2BH         TXR_RXR0         6BH         PTM0AL           2CH         BRG0         6CH         PTM0RPL           2EH         SADOL         6EH         PTM0RPL           2FH         SADC0         6FH         PTM1C0           30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1DH           33H         IFS0         73H         PTM1DH           33H         IFS0         73H         PTM1AL           34H         IFS1         74H         PTM1RPL           36H         9CH         75H         PTM1RPL           36H         76H         PTM1RPH         77H         TKM416DL           38H         SMOD         78H         TKM4ROL         78H         TKM4ROL           38H         PCC         7AH         TKM4ROL         7CH         TKM						
27H         SIMC2/SIMA         67H         PTM0C0           28H         U0SR         68H         PTM0C1           29H         U0CR1         69H         PTM0DL           2AH         U0CR2         6AH         PTM0DH           2BH         TXR_RXR0         6BH         PTM0DH           2CH         BRG0         6CH         PTM0AH           2DH         SADOL         6DH         PTM0RPL           2EH         SADC0         6FH         PTM1C0           30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1DL           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1AL           34H         IFS1         74H         PTM1AH           36H         75H         PTM1RPL           36H         76H         PTM1RPH           37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM40DL           38H         PCC         74H         TKM4C0           3CH         MFI         7CH         TKM4C0           3CH						
28H         UOSR           29H         UOCR1           2AH         UOCR2           2BH         TXR_RXR0           2CH         BRG0           2DH         SADOL           2EH         SADOH           2FH         SADC0           30H         SADC1           30H         SADC1           31H         ACERL           32H         TMPC           33H         IFS0           33H         IFS0           34H         IFS1           36H         75H           37H         LVDC           38H         SMOD           39H         PC           3AH         PCC           3AH         PCC           3AH         PCD           3CH         MFI           3CH         MFI           3CH         MFI           3CH         PDC           3CH         PCD           3CH         MFI           3CH         PCD           3CH         PCD           3CH         PCD           3CH         PCD           3CH         PCD						
29H         U0CR1         69H         PTM0DL           2AH         U0CR2         6AH         PTM0DH           2BH         TXR_RXR0         6BH         PTM0AL           2CH         BRG0         6CH         PTM0AH           2DH         SADOL         6DH         PTM0RPL           2EH         SADC0         6FH         PTM0RPH           30H         SADC1         70H         PTM1C0           30H         SADC1         70H         PTM1DL           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1AL           34H         IFS1         74H         PTM1AH           36H         76H         PTM1RPL           37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3CH         MFI         PD         7CH         TKM4C1						
2AH         U0CR2           2BH         TXR_RXR0           2CH         BRG0           2DH         SADOL           2EH         SADOH           2EH         SADCO           30H         SADC1           30H         SADC1           31H         ACERL           32H         TMPC           33H         IFS0           33H         IFS1           34H         IFS1           35H         PTM1AL           35H         PTM1RPL           36H         PTM1RPL           37H         LVDC           38H         SMOD           38H         TKM416DL           38H         TKM416DH           38H         PCC           38H         TKM40H           38H         PCPU           38H         TKM4C0           3CH         MFI           3CH         MFI           3CH         TKM4C1           3CH         TKM4C1						
2BH         TXR_RXR0         6BH         PTM0AL           2CH         BRG0         6CH         PTM0AH           2DH         SADOL         6DH         PTM0RPL           2EH         SADOH         6EH         PTM0RPH           2FH         SADC0         70H         PTM1C0           30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1DL           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1AL           34H         IFS1         74H         PTM1AH           35H         PTM1RPL         PTM1RPL           36H         PTM1RPL         PTM1RPL           37H         LVDC         78H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH         7CH         TKM4C1						
2CH         BRG0         6CH         PTM0AH           2DH         SADOL         6DH         PTM0RPL           2EH         SADOH         6EH         PTM0RPH           2FH         SADC0         70H         PTM1C0           30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1DL           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1DH           34H         IFS1         74H         PTM1AL           35H         PTM1RPL         PTM1RPL           36H         PTM1RPH         76H         PTM1RPH           37H         LVDC         78H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROH           3BH         PCPU         78H         TKM4C0           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH         7CH         TKM4C1           3EH         PD         7EH         7FH         7FH						
ZEH         SADOH         6EH         PTM0RPH           2FH         SADC0         6FH         PTM1C0           30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1DL           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1DH           34H         IFS1         74H         PTM1AL           35H         75H         PTM1RPL           36H         75H         PTM1RPH           37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH           3EH         PD         7EH           3FH         PDC         7FH	2CH	BRG0			PTM0AH	
2FH         SADC0           30H         SADC1           31H         ACERL           32H         TMPC           33H         IFS0           33H         IFS1           34H         IFS1           35H         75H           36H         75H           37H         LVDC           38H         SMOD           39H         PC           3AH         PCC           3AH         PCPU           3CH         MFI           3CH         MFI           3CH         PD           3FH         PD           3FH         PDC	2DH	SADOL		6DH	PTM0RPL	
30H         SADC1         70H         PTM1C1           31H         ACERL         71H         PTM1DL           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1DH           34H         IFS1         74H         PTM1AL           35H         75H         PTM1RPL           36H         76H         PTM1RPH           37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3BH         PD         7EH         7DH           3EH         PD         7EH         7FH	2EH	SADOH		6EH	PTM0RPH	
31H         ACERL         71H         PTM1DL           32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1AL           34H         IFS1         74H         PTM1AH           35H         75H         PTM1RPL           36H         76H         PTM1RPH           37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3BH         PD         7EH         7DH           3FH         PDC         7FH         7FH	2FH	SADC0			PTM1C0	
32H         TMPC         72H         PTM1DH           33H         IFS0         73H         PTM1AL           34H         IFS1         74H         PTM1AH           35H         75H         PTM1RPL           36H         76H         PTM1RPH           37H         LVDC         78H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH         7EH           3FH         PDC         7FH         7FH					PTM1C1	
33H         IFS0         73H         PTM1AL           34H         IFS1         74H         PTM1AH           35H         75H         PTM1RPL           36H         76H         PTM1RPH           37H         LVDC         78H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROH           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH         7EH           3FH         PDC         7FH         7FH						
34H         IFS1         74H         PTM1AH           35H         75H         PTM1RPL           36H         76H         PTM1RPH           37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4CO           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH         7EH           3FH         PDC         7FH         7FH						
35H     75H     PTM1RPL       36H     76H     PTM1RPL       37H     LVDC     77H     TKM416DL       38H     SMOD     78H     TKM416DH       39H     PC     79H     TKM4ROL       3AH     PCC     7AH     TKM4ROH       3BH     PCPU     7BH     TKM4CO       3CH     MFI     7CH     TKM4C1       3DH     CTRL     7DH       3EH     PD     7EH       3FH     PDC     7FH						
36H         76H         PTM1RPH           37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4CO           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH           3EH         PD         7EH           3FH         PDC         7FH		IFS1				
37H         LVDC         77H         TKM416DL           38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4CO           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH         7EH           3FH         PDC         7FH         7FH						
38H         SMOD         78H         TKM416DH           39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4CO           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH           3EH         PD         7EH           3FH         PDC         7FH		LVDC				
39H         PC         79H         TKM4ROL           3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4CO           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH           3EH         PD         7EH           3FH         PDC         7FH						
3AH         PCC         7AH         TKM4ROH           3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH           3EH         PD         7EH           3FH         PDC         7FH						
3BH         PCPU         7BH         TKM4C0           3CH         MFI         7CH         TKM4C1           3DH         CTRL         7DH           3EH         PD         7EH           3FH         PDC         7FH						
3CH MFI 7CH TKM4C1 3DH CTRL 7DH 7EH 7EH 7FH 7FH						
3DH						
3EH PD 7EH 7FH 7FH					1100701	
3FH PDC 7FH						
			aa 00U			

Unused, read as 00H

Special Purpose Data Memory Structure – BS86D20C

# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional sections. However, several registers require a separate description in this section.

### Indirect Addressing Registers - IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

### Memory Pointers - MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instruction which can address all available Data Memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### **Indirect Addressing Program Example 1**

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db?
code .section at 0 'code'
org 00h
start:
     mov a, 04h
                              ; setup size of block
     mov block, a
     mov a, offset adres1
                              ; Accumulator loaded with first RAM address
     mov mp0, a
                              ; setup memory pointer with first RAM address
loop:
     clr IAR0
                              ; clear the data at address defined by MPO
     inc mp0
                              ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```

Rev. 1.41 44 November 10, 2023



### **Indirect Addressing Program Example 2**

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                          ; setup size of block
    mov block, a
    mov a, 01h
                           ; setup the memory sector
    mov mp1h, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov mp11, a
                          ; setup memory pointer with first RAM address
loop:
    clr IAR1
                           ; clear the data at address defined by MP1L
    inc mp11
                           ; increment memory pointer MP1L
    sdz block
                           ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

#### **Direct Addressing Program Example using extended instructions**

```
data .section 'data'
temp db ?
code .section at 0 'code'
org 00h
start:
    lmov a, [m]
                          ; move [m] data to acc
    lsub a, [m+1]
                          ; compare [m] and [m+1] data
    snz c
                           ; [m]>[m+1]?
    jmp continue
                           ; no
    lmov a, [m]
                            ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
     lmov [m+1], a
continue:
```

Note: here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

### Program Memory Bank Pointer - PBP

For the BS86E16C device the Program Memory is divided into several banks. Selecting the required Program Memory area is achieved using the Program Memory Bank Pointer, PBP. The PBP register should be properly configured before the device executes the "Branch" operation using the "JMP" or "CALL" instruction. After that a jump to a non-consecutive Program Memory address which is located in a certain bank selected by the program memory bank pointer bits will occur.

Rev. 1.41 45 November 10, 2023



#### • PBP Register - BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	PBP0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **PBP0**: Select Program Memory Bank

0: Bank 0 1: Bank 1

#### Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

### Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

### Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

### Status Register - STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

Rev. 1.41 46 November 10, 2023



The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	TO	PDF	OV	Z	AC	С
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	Х	х	0	0	х	х	Х	х

"x": unknown

Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result.

Bit 6 CZ: The operational result of different flags for different instructions.

For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.

For SBC/SBCM/LSBC/LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation zero flag.

For other instructions, the CZ flag will not be affected.

Bit 5 TO: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred.

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 **Z**: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Rev. 1.41 47 November 10, 2023



Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

## **EEPROM Data Memory**

These devices contain an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

Device	Capacity	Address
BS86C08C	32×8	00H~1FH
BS86D12C BS86E16C BS86D20C	64×8	00H~3FH

### **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity varies from 32×8 to 64×8 bits, according to the device selected. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0 and a single control register in Sector 1.

### **EEPROM Registers**

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in only Sector 1, can only be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer and Indirect Addressing Register, IAR1/IAR2. If using indirect addressing to access the EEC control register, as it is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

Rev. 1.41 48 November 10, 2023



Register	Bit									
Name	7	6	5	4	3	2	1	0		
EEA (BS86C08C)	_	_	_	EEA4	EEA3	EEA2	EEA1	EEA0		
EEA (BS86D12C/ BS86E16C/ BS86D20C)	_	_	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0		
EED	D7	D6	D5	D4	D3	D2	D1	D0		
EEC	_	_	_	_	WREN	WR	RDEN	RD		

**EEPROM Register List** 

### • EEA Register - BS86C08C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit  $4\sim0$  **EEA4~EEA0**: Data EEPROM address bit  $4\sim$  bit 0

### • EEA Register - BS86D12C/BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	_	_	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit  $5\sim0$  **EEA5~EEA0**: Data EEPROM address bit  $5\sim$  bit 0

### • EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: Data EEPROM data bit  $7 \sim$  bit 0

## • EEC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	WREN	WR	RDEN	RD
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Rev. 1.41 49 November 10, 2023



Bit 2 WR: EEPROM Write Control

0: Write cycle has finished1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM Read Enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: 1. The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.

- 2. Ensure that the  $f_{SUB}$  clock is stable before executing the write operation.
- 3. Ensure that the write operation is totally complete before changing the EEC register content.

### Reading Data from the EEPROM

To read data from the EEPROM, the EEPROM address of the data to be read must first be placed in the EEA register. The read enable bit, RDEN, in the EEC register must then be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

### Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To initiate a write cycle the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle successfully. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Rev. 1.41 50 November 10, 2023



#### **Write Protection**

Protection against inadvertent write operation is provided in several ways. After these devices are powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

### **EEPROM Interrupt**

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global, EEPROM interrupts are enabled and the stack is not full, a jump to the associated EEPROM Interrupt vector will take place. When the interrupt is serviced, the EEPROM Interrupt flag, DEF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. More details can be obtained in the Interrupt section.

### **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that these devices should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

#### **Programming Examples**

### Reading data from the EEPROM – Polling Method

```
MOV A, EEPROM ADRES
                            ; user defined address
MOV EEA, A
MOV A, 040H
                            ; setup memory pointer MP1L
MOV MP1L, A
                            ; MP1L points to EEC register
MOV A, 01H
                            ; setup memory pointer MP1H
MOV MP1H, A
                            ; set RDEN bit, enable read operations
SET IAR1.1
SET IAR1.0
                            ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                            ; check for read cycle end
JMP BACK
CLR TAR1
                             ; disable EEPROM read if no more read operations are required
CLR MP1H
MOV A. EED
                             ; move read data to register
MOV READ DATA, A
```

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

Rev. 1.41 51 November 10, 2023



### Writing Data to the EEPROM - Polling Method

```
MOV A, EEPROM ADRES
                            ; user defined address
MOV EEA, A
MOV A, EEPROM DATA
                           ; user defined data
MOV EED, A
MOV A, 040H
                            ; setup memory pointer MP1L
MOV MP1L, A
                            ; MP1L points to EEC register
MOV A, 01H
                            ; setup memory pointer MP1H
MOV MP1H, A
CLR EMI
                            ; set WREN bit, enable write operations
SET IAR1.3
SET IAR1.2
                            ; start Write Cycle - set WR bit - executed immediately
                            ; after set WREN bit
SET EMI
BACK:
SZ
   IAR1.2
                            ; check for write cycle end
JMP BACK
CLR MP1H
```

### **Oscillators**

Various oscillator types offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and relevant control registers.

#### **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency	Pins
Internal High Speed RC	HIRC	8/12/16MHz	_
Internal Low Speed RC	LIRC	32kHz	_
External Low Speed Crystal (Note)	LXT	32.768kHz	XT1/XT2

Note: The external low speed crystal oscillator, LXT, is only available for the BS86E16C/BS86D20C device.

#### **Oscillator Types**


## **System Clock Configurations**

There are three methods of generating the system clock, one high speed oscillator and two low speed oscillators. The high speed oscillator is the internal 8/12/16MHz RC oscillator, HIRC. The two low speed oscillators are the internal 32kHz RC oscillator, LIRC, and the external 32.768kHz crystal oscillator, LXT. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK and CKS2~CKS0 bits in the SMOD register and as the system clock can be dynamically selected.

Rev. 1.41 52 November 10, 2023



The actual source clock used for the low speed oscillators is chosen via the corresponding configuration option. The frequency of the slow speed or high speed system clock is determined using the HLCLK and CKS2~CKS0 bits in the SMOD register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.



Note: The LXT oscillator is only available for the BS86E16C/BS86D20C device.

System Clock Configurations

### Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of 8MHz, 12MHz and 16MHz, which are selected by the HIRCS1~HIRCS0 bits in the CTRL register. These bits must also be setup to match the selected configuration option frequency to ensure that the HIRC frequency accuracy specified in the A.C. Characteristics is achieved. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that if this internal system clock option is selected, as it requires no external pins for its operation, I/O pins are free for use as normal I/O pins.

### Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is one of the low frequency oscillator choices, which is selected via a configuration option for the BS86E16C/BS86D20C device. For the BS86C08C/BS86D12C device there is only one low frequency oscillator known as the LIRC oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Rev. 1.41 53 November 10, 2023

### External 32.768kHz Crystal Oscillator - LXT (BS86E16C/BS86D20C)

The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via a configuration option. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. During power-up there is a time delay associated with the LXT oscillator waiting for it to start-up.


When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.

However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor,  $R_P$ , is required.

The configuration option determines if the XT1/XT2 pins are used for the LXT oscillator or as I/O or other pin-shared functions.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O
  or other pin-shared functions.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R<sub>P</sub>, C1 and C2 are required.
2. Although not shown XT1/XT2 pins have a parasitic

capacitance of around 7pF.

#### **External LXT Oscillator**

LXT Oscillat	LXT Oscillator C1 and C2 Values						
Crystal Frequency	C1	C2					
32.768kHz	10pF						
32.768kHz   10pF   10pF  Note: 1. C1 and C2 values are for guidance only.  2. R <sub>P</sub> =5M~10MΩ is recommended.							

32.768kHz Crystal Recommended Capacitor Values

Rev. 1.41 54 November 10, 2023



#### **LXT Oscillator Low Power Function**

The LXT oscillator can function in one of two modes, the Quick Start Mode and the Low Power Mode. The mode selection is executed using the LXTLP bit in the CTRL register.

LXTLP	LXT Operating Mode
0	Quick Start
1	Low Power

After power on, the LXTLP bit will be automatically cleared to zero ensuring that the LXT oscillator is in the Quick Start operating mode. In the Quick Start Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up it can be placed into the Low-power mode by setting the LXTLP bit high. The oscillator will continue to run but with reduced current consumption, as the higher current consumption is only required during the LXT oscillator start-up. In power sensitive applications, such as battery applications, where power consumption must be kept to a minimum, it is therefore recommended that the application program sets the LXTLP bit high about 2 seconds after power-on.

It should be noted that, no matter what condition the LXTLP bit is set to, the LXT oscillator will always function normally. The only difference is that it will take more time to start up if in the Low-power mode.

## **Operating Modes and System Clocks**


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa lower speed clocks reduce current consumption. As Holtek has provided these devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

### System Clocks

Each device has different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock selections using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency,  $f_{\text{H}}$ , or low frequency,  $f_{\text{SUB}}$ , source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source can be sourced from the internal clock  $f_{\text{SUB}}$ . If  $f_{\text{SUB}}$  is selected then it can be sourced by either the LXT or LIRC oscillators, selected via a configuration option. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\text{H}}/2\sim f_{\text{H}}/64$ .

Rev. 1.41 55 November 10, 2023



Note: 1. The LXT oscillator and Time Base 1 are only available for the BS86E16C/BS86D20C device.

2. When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillation will stop to conserve the power. Thus there is no  $f_{H^{\sim}}f_H/64$  for peripheral circuit to use.

## **System Operation Modes**

There are five different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining three modes, the SLEEP, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation Mode	CPU	f <sub>SYS</sub>	f <sub>SUB</sub>
FAST	On	f <sub>H</sub> ~f <sub>H</sub> /64	On
SLOW	On	f <sub>SUB</sub>	On
IDLE0	Off	Off	On
IDLE1	Off	On	On
SLEEP	Off	Off	On

Rev. 1.41 56 November 10, 2023



#### **FAST Mode**

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from either the LIRC or LXT oscillator for the BS86E16C/BS86D20C device while the  $f_{SUB}$  clock is from the LIRC oscillator for the BS86C08C/BS86D12C device. Running the microcontroller in this mode allow it to run with much lower operating currents. In the SLOW Mode, the  $f_{H}$  is off.

#### **SLEEP Mode**

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP mode the CPU will be stopped and both the high and low speed oscillators will be switched off. However the  $f_{SUB}$  clock will continue to operate as the WDT function is always enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is low. In the IDLE0 Mode the system oscillator will be switched off and therefore will be inhibited from driving the CPU but some peripheral functions will remain operational. In the IDLE0 Mode, the system oscillator will be stopped.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational. In the IDLE1 Mode, the system oscillator will continue to run and this system oscillator may be the high speed or low speed oscillator.

### **Control Registers**

The registers, SMOD and CTRL, are used to control the internal clocks within the devices.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
SMOD	CKS2	CKS1	CKS0	_	LTO	HTO	IDLEN	HLCLK	
CTRL (BS86C08C/ BS86D12C)	FSYSON	_	HIRCS1	HIRCS0	_	LVRF	LRF	WRF	
CTRL (BS86E16C/ BS86D20C)	FSYSON	_	HIRCS1	HIRCS0	LXTLP	LVRF	LRF	WRF	

System Operating Mode Control Register List

Rev. 1.41 57 November 10, 2023



#### SMOD Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	LTO	HTO	IDLEN	HLCLK
R/W	R/W	R/W	R/W	_	R	R	R/W	R/W
POR	0	0	0	_	0	0	1	1

Bit 7~5 CKS2~CKS0: System clock selection when HLCLK is "0"

000:  $f_{SUB}$  (LIRC or LXT) 001:  $f_{SUB}$  (LIRC or LXT)

 $\begin{array}{c} 010: \ f_H/64 \\ 011: \ f_H/32 \\ 100: \ f_H/16 \\ 101: \ f_H/8 \\ 110: \ f_H/4 \\ 111: \ f_H/2 \end{array}$ 

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source, which can be either the LXT or LIRC, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Note that the LXT oscillator is only available for the BS86E16C/BS86D20C device.

Bit 4 Unimplemented, read as "0"

Bit 3 LTO: Low speed system oscillator ready flag

0: Not ready 1: Ready

This is the low speed system oscillator ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will be low when in the SLEEP Mode but after a wake-up has occurred, the flag will change to a high level after 128 clock cycles if LXT oscillator is used and 1~2 clock cycles if the LIRC oscillator is used.

Bit 2 **HTO**: High speed system oscillator ready flag

0: Not ready

1: Ready

This is the high speed system oscillator ready flag which indicates when the high speed system oscillator is stable after a wake-up has occurred. This flag is cleared to zero by hardware when the device is powered on and then changes to a high level after the high speed system oscillator is stable. Therefore, this flag will always be read as "1" by the application program after device power-on. The flag will be low when in the SLEEP or IDLEO Mode but after power on reset or a wake-up has occurred, the flag will change to a high level after 15~16 clock cycles if the HIRC oscillator is used.

Bit 1 IDLEN: IDLE Mode Control

0: Disable 1: Enable

This bit is the IDLE Mode control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the device will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running but the system clock will continue to keep the peripheral functions operational, if FSYSON bit is high. If the FSYSON bit is low, the CPU and the system clock will all stop in the IDLE0 Mode. If the bit is low the device will enter the SLEEP Mode when a HALT instruction is executed.

Bit 0 HLCLK: System clock selection

0:  $f_H/2 \sim f_H/64$  or  $f_{SUB}$ 

1: f<sub>H</sub>

This bit is used to select if the  $f_H$  clock, the  $f_H/2\sim f_H/64$  or  $f_{SUB}$  clock is used as the system clock. When this bit is high the  $f_H$  clock will be selected and if low the  $f_H/2\sim f_H/64$  or  $f_{SUB}$  clock will be selected. When the system clock is switched from the  $f_H$  clock to the  $f_{SUB}$  clock, the  $f_H$  clock will automatically be switched off to conserve power.

Rev. 1.41 58 November 10, 2023



### • CTRL Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	HIRCS1	HIRCS0	_	LVRF	LRF	WRF
R/W	R/W	_	R/W	R/W	_	R/W	R/W	R/W
POR	0	_	0	0	_	Х	0	0

"x": unknown

## • CTRL Register – BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	HIRCS1	HIRCS0	LXTLP	LVRF	LRF	WRF
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	_	0	0	0	Х	0	0

"x": unknown

Bit 7 FSYSON: f<sub>SYS</sub> Control in IDLE Mode

0: Disable 1: Enable

Bit 6 Unimplemented, read as "0"

Bit 5~4 HIRCS1~HIRCS0: HIRC frequency selection

00: 8MHz 01: 12MHz 10: 16MHz 11: 8MHz

It is recommended that the HIRC frequency selected by these two bits should be the same with the frequency determined by the configuration option to achieve the HIRC frequency accuracy specified in the A.C. characteristics.

Bit 3 LXTLP: LXT low power control

0: Quick Start mode1: Low Power mode

Note that this bit is used to select the operating mode of the LXT oscillator which is only available for the BS86E16C/BS86D20C device. For the BS86C08C/BS86D12C device this bit is unimplemented and is read as "0".

Bit 2 LVRF: LVR function reset flag

Described elsewhere

Bit 1 LRF: LVR control register software reset flag

Described elsewhere

Bit 0 WRF: WDT control register software reset flag


Described elsewhere

### **Operating Mode Switching**

These devices can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the HLCLK and CKS2~CKS0 bits in the SMOD register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When an HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and the FSYSON bit in the CTRL register.

When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source,  $f_H$ , to the clock source,  $f_H/2\sim f_H/64$  or  $f_{SUB}$ . If the clock is from the  $f_{SUB}$ , the high speed clock source will stop running to conserve power. When this happens it must be noted that the  $f_H/16$  and  $f_H/64$  internal clock sources will also stop running. The accompanying flowchart shows what happens when the device moves between the various operating modes.




#### **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by clearing the HLCLK bit to zero and setting the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or LIRC oscillator and therefore requires the specific oscillator to stable before full mode switching occurs.

Rev. 1.41 60 November 10, 2023






#### **SLOW Mode to FAST Mode Switching**

In SLOW mode the system uses the  $f_{SUB}$  clock derived from either the LXT or LIRC low speed oscillator as system clock. When system clock is switched back to the FAST mode from  $f_{SUB}$ , where the high speed system oscillator is used, the HLCLK bit should be set high or HLCLK bit is low but the CKS2~CKS0 bits are set to "010~111" and then the system clock will respectively be switched to  $f_{H}$ ~ $f_{H}$ /64.

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching back to the FAST mode from the SLOW Mode and the status of the HTO flag should be checked. The time duration required for the high speed system oscillator stabilization is specified in the relevant characteristics.



### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in the SMOD register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

Rev. 1.41 61 November 10, 2023



- · The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

### **Entering the IDLE0 Mode**

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in the SMOD register equal to "1" and the FSYSON bit in the CTRL register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the low frequency clock f<sub>SUB</sub> will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting.

#### **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in the SMOD register is equal to "1" and the FSYSON bit in the CTRL register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The system and the low frequency  $f_{\text{SUB}}$  clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting.

### **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be consumed if the LIRC or LXT oscillator has enabled.

In the IDLE1 Mode the system oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Rev. 1.41 62 November 10, 2023



### Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

System Oscillator	Wake-up Time (SLEEP Mode)	Wake-up Time (IDLE0 Mode)	Wake-up Time (IDLE1 Mode)		
HIRC	15~16 HII	1~2 HIRC cycles			
LIRC	1~2 LIR	1~2 LIRC cycles			
LXT (Note)	128 LX	128 LXT cycles			

Note: The LXT oscillator is only available for the BS86E16C/BS86D20C device. **Wake-up Time** 

### **Programming Considerations**

The high speed and low speed oscillators both use the same SST counter. For example, if the system is woken up from the SLEEP Mode the HIRC oscillator needs to start-up from an off state. If the device is woken up from the SLEEP Mode to the FAST Mode, the high speed system oscillator needs an SST period. The device will execute the first instruction after HTO is high. At this time, the LXT oscillator may not be stability if  $f_{SUB}$  is from LXT oscillator. The same situation occurs in the power-on state. The LXT oscillator is not ready yet when the first instruction is executed.

Rev. 1.41 63 November 10, 2023

## **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

### **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal f<sub>SUB</sub> clock which is in turn supplied by either the LXT or LIRC oscillator selected by a configuration option. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The LXT oscillator is supplied by an external 32.768kHz crystal. The Watchdog Timer source clock is then subdivided by a ratio of 28 to 218 to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

### **Watchdog Timer Control Register**

A single register, WDTC, controls the required timeout period as well as the enable/reset control. This register controls the overall operation of the Watchdog Timer. The WDTC register is initiated to 01010011B at any reset except the WDT time-out hardware warm reset.

### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function control

> 01010 or 10101: Enable Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time, t<sub>SRESET</sub>, and the WRF bit in the CTRL register will be set high.

WS2~WS0: WDT time-out period selection Bit 2~0

 $000: 2^8/f_{SUB}$ 001: 210/f<sub>SUB</sub>

 $010: 2^{12}/f_{SUB}$ 

 $011 \colon 2^{14}\!/f_{SUB}$ 

100: 215/f<sub>SUB</sub>

101: 216/f<sub>SUB</sub>

 $110: 2^{17}/f_{SUB}$ 

 $111: 2^{18}/f_{SUB}$ 

These three bits determine the division ratio of the watchdog timer source clock, which in turn determines the time-out period.

### CTRL Register – BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	HIRCS1	HIRCS0	_	LVRF	LRF	WRF
R/W	R/W	_	R/W	R/W	_	R/W	R/W	R/W
POR	0	_	0	0	_	Х	0	0

"x": unknown

Rev. 1.41 64 November 10, 2023



### • CTRL Register - BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	HIRCS1	HIRCS0	LXTLP	LVRF	LRF	WRF
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	_	0	0	0	Х	0	0

"x": unknown

Bit 7 FSYSON: fsys Control in IDLE Mode

Described elsewhere

Bit 6 Unimplemented, read as "0"

Bit 5~4 HIRCS1~HIRCS0: HIRC frequency selection

Described elsewhere

Bit 3 LXTLP: LXT low power control

Described elsewhere

Bit 2 LVRF: LVR function reset flag

Described elsewhere

Bit 1 LRF: LVR control register software reset flag

Described elsewhere

Bit 0 WRF: WDT control register software reset flag

0: Not occur 1: Occurred

This bit is set high by the WDT control register software reset and cleared by the application program. Note that this bit can only be cleared to zero by the application program.

### **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer function control, there are five bits, WE4~WE0, in the WDTC register to offer the enable and reset control of the Watchdog Timer. The WDT function will be enabled when the WE4~WE0 bits are set to a value of 01010B or 10101B. If the WE4~WE0 bits are changed to any other values rather than 01010B and 10101B, which is caused by the environmental noise, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have a value of 01010B.

WE4~WE0 Bits	WDT Function
01010B or 10101B	Enable
Any other value	Reset MCU

Watchdog Timer Enable/Reset Control


Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 field, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

Rev. 1.41 65 November 10, 2023



There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT contents.

The maximum time out period is when the 2<sup>18</sup> division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 second for the 2<sup>18</sup> division ratio and a minimum timeout of 8ms for the 2<sup>8</sup> division ratio.



Note: The LXT oscillator is only available for the BS86E16C/BS86D20C device.

#### **Watchdog Timer**

### Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

#### **Reset Functions**


There are several ways in which a microcontroller reset can occur, through events occurring internally.

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.

Rev. 1.41 66 November 10, 2023






Note:  $t_{RSTD}$  is power-on delay with typical time=48ms **Power-On Reset Timing Chart** 

### Low Voltage Reset - LVR

The microcontrollers contain a low voltage reset circuit in order to monitor the supply voltage of the devices. The LVR function is always enabled in the Fast or Slow mode with a specific LVR voltage,  $V_{LVR}$ . If the supply voltage of the devices drops to within a range of  $0.9V\sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the devices internally and the LVRF bit in the CTRL register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V\sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVD/LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits have any other value, which may perhaps occur due to adverse environmental conditions such as noise, the LVR will reset the devices after a delay time,  $t_{SRESET}$ . When this happens, the LRF bit in the CTRL register will be set to 1. After power on the register will have the default value of 01010101B. Note that the LVR function will be automatically disabled when the devices enter the SLEEP/IDLE mode.



Note:  $t_{RSTD}$  is power-on delay with typical time=48ms **Low Voltage Reset Timing Chart** 

### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	0	1	0	1

Bit 7~0 LVS7~LVS0: LVR voltage select

01010101: 2.1V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V

Other values: Generates a MCU reset – register is reset to POR value

When an actual low voltage condition occurs, as specified by the LVR voltage value above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps for greater than a  $t_{\text{LVR}}$  time.

Any register value, other than the four defined register values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time,  $t_{SRESET}$ . However in this situation the register contents will be reset to the POR value.

Rev. 1.41 67 November 10, 2023



### • CTRL Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	HIRCS1	HIRCS0	_	LVRF	LRF	WRF
R/W	R/W	_	R/W	R/W	_	R/W	R/W	R/W
POR	0	_	0	0	_	х	0	0

"x": unknown

#### • CTRL Register - BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	HIRCS1	HIRCS0	LXTLP	LVRF	LRF	WRF
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	_	0	0	0	Х	0	0

"x": unknown

Bit 7 FSYSON: f<sub>SYS</sub> Control in IDLE Mode

Described elsewhere

Bit 6 Unimplemented, read as "0"

Bit 5~4 HIRCS1~HIRCS0: HIRC frequency selection

Described elsewhere

Bit 3 LXTLP: LXT low power control

Described elsewhere

Bit 2 LVRF: LVR function reset flag

0: Not occurred 1: Occurred

This bit is set to 1 when a specific low voltage reset condition occurs. Note that this bit

can only be cleared to 0 by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 by the LVRC control register contains any undefined LVR voltage register values. This in effect acts like a software-reset function. Note that this bit can


only be cleared to 0 by the application program.

Bit 0 WRF: WDT control register software reset flag

Described elsewhere

### **Watchdog Time-out Reset during Normal Operation**

The Watchdog time-out Reset during normal operations in the FAST or SLOW mode is the same as the hardware Low Voltage Reset except that the Watchdog time-out flag TO will be set to "1".




Note:  $t_{RSTD}$  is power-on delay with typical time=16ms WDT Time-out Reset during Normal Operation Timing Chart

## Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.

Rev. 1.41 68 November 10, 2023





WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	BS86C08C	BS86D12C	BS86E16C	BS86D20C	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP0	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
IAR1	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1L	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1H	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	•	•	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	•	•	•	•	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	•	•	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	•	•	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
	•				XXXX	uuuu	uuuu	uuuu
TBHP		•		•	x xxxx	u uuuu	u uuuu	u uuuu
			•		xx xxxx	uu uuuu	uu uuuu	uu uuuu

Rev. 1.41 69 November 10, 2023



Register	BS86C08C	BS86D12C	BS86E16C	BS86D20C	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
STATUS	•	•	•	•	xx00 xxxx	uuuu uuuu	uu1u uuuu	uu11 uuuu
SMOD	•	•	•	•	000- 0011	000- 0011	000- 0011	uuu- uuuu
PBP			•		0	0	0	u
IAR2	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2L	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2H	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTEG	•	•	•	•	00	00	00	uu
INTC0	•	•	•	•	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
	•	•			00	00	00	uu
INTC3			•		0000 0000	0000 0000	0000 0000	uuuu uuuu
				•	0-00 00-0	0-00 00-0	0-00 00-0	u-uu uu-u
PA	•	•	•	•	11 1111	11 1111	11 1111	uu uuuu
PAC	•	•	•	•	11 1111	11 1111	11 1111	uu uuuu
PAPU	•	•	•	•	00 0000	00 0000	00 0000	uu uuuu
PAWU	•	•	•	•	00 0000	00 0000	00 0000	uu uuuu
SLEDC0	•	•	•	•	0101 0101	0101 0101	0101 0101	uuuu uuuu
	•	•			010101	010101	010101	uuuuuu
SLEDC1			•		0101 0101	0101 0101	0101 0101	uuuu uuuu
				•	01 0101	01 0101	01 0101	uu uuuu
WDTC	•	•	•	•	0101 0011	0101 0011	0101 0011	uuuu uuuu
	•	•			0000	0000	0000	uuuu
TBC			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
	•	•			00	00	00	uu
PSCR			•	•	0000	0000	0000	uuuu
LVRC	•	•	•	•	0101 0101	0101 0101	0101 0101	uuuu uuuu
	•				0 0000	0 0000	0 0000	u uuuu
EEA		•	•	•	00 0000	00 0000	00 0000	uu uuuu
EED	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PB	•	•	•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	•	•	•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
IICC0	•	•	•		000-	000-	000-	uuu-
SIMTOC				•	0000 0000	0000 0000	0000 0000	uuuu uuuu
IICC1	•	•	•		1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMC0				•	111- 0000	111- 0000	111- 0000	uuu- uuuu
IICD	•	•	•		XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
SIMC1				•	1000 0001	1000 0001	1000 0001	uuuu uuuu
IICA	•	•	•		0000 000-	0000 000-	0000 000-	uuuu uuu-
SIMD				•	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
IICTOC	•	•	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMA/SIMC2				•	0000 0000	0000 0000	0000 0000	uuuu uuuu
U0SR	•	•	•	•	0000 1011	0000 1011	0000 1011	uuuu uuuu
U0CR1	•	•	•	•	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu

Rev. 1.41 70 November 10, 2023



Register	BS86C08C	BS86D12C	BS86E16C	BS86D20C	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
U0CR2	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TXR_RXR0	•	•	•	•	xxxx xxxx	XXXX XXXX	xxxx xxxx	uuuu uuuu
BRG0	•	•	•	•	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
								uuuu
SADOL	•			•	xxxx	xxxx	xxxx	(ADRFS=0)
0,1501					7000	7000	7000	uuuu uuuu (ADRFS=1)
SADOH	•			•	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu (ADRFS=0)
C/12011						AAAA AAAA	AAAA AAAA	uuuu (ADRFS=1)
SADC0	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADC1	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACERL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMPC	•	•			0 0000	0 0000	0 0000	u uuuu
TIVII O			•	•	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
IFS0	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
	•	•			0-0	0-0	0-0	u-u
IFS1			•		0000 0000	0000 0000	0000 0000	uuuu uuuu
				•	111	111	111	uuu
IFS2	•	•			-0	-0	-0	-0
11 32			•		0000 0000	0000 0000	0000 0000	uuuu uuuu
LVDC	•	•	•	•	00 0000	00 0000	00 0000	uu uuuu
PC	•	•			1111	1111	1111	uuuu
10			•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	•	•			1111	1111	1111	uuuu
100			•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCPU	•	•			0000	0000	0000	uuuu
1 61 6			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI			•	•	0000	0000	0000	uuuu
CTRL	•	•			0-00 -x00	0-00 -100	0-00 -x00	u-uu -uuu
OTTLE			•	•	0-00 0x00	0-00 0100	0-00 0x00	u-uu uuuu
PD	•	•	•		1111 1111	1111 1111	1111 1111	uuuu uuuu
10				•	1111	1111	1111	uuuu
PDC	•	•	•		1111 1111	1111 1111	1111 1111	uuuu uuuu
1 00				•	1111	1111	1111	uuuu
PDPU	•	•	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
1010				•	0000	0000	0000	uuuu
PE			•		1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC			•		1111 1111	1111 1111	1111 1111	uuuu uuuu
PEPU			•		0000 0000	0000 0000	0000 0000	uuuu uuuu
TKTMR	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKC0	•	•	•	•	-000 0000	-000 0000	-000 0000	-uuu uuuu
TK16DL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TK16DH	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKC1	•	•	•	•	11	11	11	uu



Register	BS86C08C	BS86D12C	BS86E16C	BS86D20C	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
TKM016DL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM016DH	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0ROL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0ROH	•	•	•	•	00	00	00	uu
TKM0C0	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0C1	•	•	•	•	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
TKM116DL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM116DH	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM1ROL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM1ROH	•	•	•	•	00	00	00	uu
TKM1C0	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM1C1	•	•	•	•	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
TKM216DL		•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM216DH		•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM2ROL		•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM2ROH		•	•	•	00	00	00	uu
TKM2C0		•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM2C1		•	•	•	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
TKM316DL				•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM316DH			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM3ROL			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM3ROH			•	•	00	00	00	uu
TKM3C0			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM3C1			•	•	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
CTM0C0	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0C1	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0DL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0DH	•	•	•	•	00	00	00	uu
CTM0AL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTM0AH	•	•	•	•	00	00	00	uu
PTM0C0	•	•	•	•	0000 0	0000 0	0000 0	uuuu u
PTM0C1	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0DL	•	•		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0DH	•	•	•	•	00	00	00	uu
PTM0AL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0AH	•	•	•	•	00	00	00	uu
PTM0RPL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0RPH	•	•	•	•	00	00	00	uu
PTM1C0			•	•	0000 0	0000 0	0000 0	uuuu u
PTM1C1			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1DL			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1DH			•	•	00	00	00	uu
PTM1AL			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1AH			•	•	00	00	00	uu
PTM1RPL			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu

Rev. 1.41 72 November 10, 2023



Register	BS86C08C	BS86D12C	BS86E16C	BS86D20C	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PTM1RPH			•	•	00	00	00	uu
U1SR			•		0000 1011	0000 1011	0000 1011	uuuu uuuu
TKM416DL				•	0000 0000	0000 0000	0000 0000	uuuu uuuu
U1CR1			•		0000 00x0	0000 00x0	0000 00x0	uuuu uuuu
TKM416DH				•	0000 0000	0000 0000	0000 0000	uuuu uuuu
U1CR2			•		0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM4ROL				•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TXR_RXR1			•		xxxx xxxx	xxxx xxxx	XXXX XXXX	uuuu uuuu
TKM4ROH				•	00	00	00	uu
BRG1			•		xxxx xxxx	XXXX XXXX	XXXX XXXX	uuuu uuuu
TKM4C0				•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PF			•		1111	1111	1111	uuuu
TKM4C1				•	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
PFC			•		1111	1111	1111	uuuu
PFPU			•		0000	0000	0000	uuuu
SLEDC2			•		01 0101	01 0101	01 0101	uu uuuu
SLEDCOM0	•	•	•	•	00 0000	00 0000	00 0000	uu uuuu
SLEDCOM1	•	•			0000	0000	0000	uuuu
SLEDGOWI			•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
SLEDCOM2	•	•	•		0000 0000	0000 0000	0000 0000	uuuu uuuu
SLEDGUIVIZ				•	0000	0000	0000	uuuu
SLEDCOM3			•		0000 0000	0000 0000	0000 0000	uuuu uuuu
SLEDCOM4			•		0000	0000	0000	uuuu
PMPS			•		00	00	00	uu
EEC	•	•	•	•	0000	0000	0000	uuuu

Note: "u" stands for unchanged

<sup>&</sup>quot;x" stands for unknown

<sup>&</sup>quot;-" stands for unimplemented

# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

These devices provide bidirectional input/output lines. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where "m" denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	_	_	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	_	_	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	_	_	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	_	_	_	_	PC3	PC2	PC1	PC0
PCC	_	_	_	_	PCC3	PCC2	PCC1	PCC0
PCPU	_	_	_	_	PCPU3	PCPU2	PCPU1	PCPU0
PD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDC	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
PDPU	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0

"—": Unimplemented, read as "0"

### I/O Logic Function Register List - BS86C08C/BS86D12C

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	_	_	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	_	_	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	_	_	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDC	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
PDPU	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0
PE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
PEC	PEC7	PEC6	PEC5	PEC4	PEC3	PEC2	PEC1	PEC0
PEPU	PEPU7	PEPU6	PEPU5	PEPU4	PEPU3	PEPU2	PEPU1	PEPU0
PF	_	_	_	_	PF3	PF2	PF1	PF0
PFC	_	_	_	_	PFC3	PFC2	PFC1	PFC0
PFPU	_	_	_	_	PFPU3	PFPU2	PFPU1	PFPU0

"—": Unimplemented, read as "0"

I/O Logic Function Register List - BS86E16C

Rev. 1.41 74 November 10, 2023



Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	_	_	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	_	_	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	_	_	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
РВ	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	_	_	_	_	PD3	PD2	PD1	PD0
PDC	_	_	_	_	PDC3	PDC2	PDC1	PDC0
PDPU	_	_	_	_	PDPU3	PDPU2	PDPU1	PDPU0

"-": Unimplemented, read as "0"

I/O Logic Function Register List - BS86D20C

### **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers and are implemented using weak PMOS transistors.

#### PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" is the Port name which can be A, B, C, D, E and F depending upon the selected device. However, the actual available bits for each I/O Port may be different.

#### Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Rev. 1.41 75 November 10, 2023



### • PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

Bit 7, 4~0 PAWU7, PAWU4~PAWU0: Port A pin Wake-up function control

0: Disable 1: Enable

Bit 6~5 Unimplemented, read as "0"

### I/O Port Control Registers

Each I/O Port has its own control register which controls the input/output configuration. With this control register, each I/O pin with or without pull-high resistors can be reconfigured dynamically under software control. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

#### PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output 1: Input

The PxCn bit is used to control the pin type selection. Here the "x" is the Port name which can be A, B, C, D, E and F depending upon the selected device. However, the actual available bits for each I/O Port may be different.

#### I/O Port Source Current Selection

These devices support different output source current driving capability for each I/O port. With the selection register, SLEDCn, specific I/O port can support four levels of the source current driving capability. These source current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output source current for different applications.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SLEDC0	PBPS3	PBPS2	PBPS1	PBPS0	PAPS3	PAPS2	PAPS1	PAPS0
SLEDC1	PDPS3	PDPS2	PDPS1	PDPS0	_	_	PCPS1	PCPS0

I/O Port Source Current Selection Register List - BS86C08C/BS86D12C

Rev. 1.41 76 November 10, 2023



Register				В	it			
Name	7	6	5	4	3	2	1	0
SLEDC0	PBPS3	PBPS2	PBPS1	PBPS0	PAPS3	PAPS2	PAPS1	PAPS0
SLEDC1	PDPS3	PDPS2	PDPS1	PDPS0	PCPS3	PCPS2	PCPS1	PCPS0
SLEDC2	_	_	PFPS1	PFPS0	PEPS3	PEPS2	PEPS1	PEPS0

I/O Port Source Current Selection Register List - BS86E16C

Register				В	it			
Name	7	6	5	4	3	2	1	0
SLEDC0	PBPS3	PBPS2	PBPS1	PBPS0	PAPS3	PAPS2	PAPS1	PAPS0
SLEDC1	_	_	PDPS1	PDPS0	PCPS3	PCPS2	PCPS1	PCPS0

I/O Port Source Current Selection Register List - BS86D20C

## SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBPS3	PBPS2	PBPS1	PBPS0	PAPS3	PAPS2	PAPS1	PAPS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~6 **PBPS3~PBPS2**: PB7~PB4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 5~4 **PBPS1~PBPS0**: PB3~PB0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 3~2 PAPS3~PAPS2: PA7 and PA4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 1~0 PAPS1~PAPS0: PA3~PA0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

# • SLEDC1 Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	PDPS3	PDPS2	PDPS1	PDPS0	_	_	PCPS1	PCPS0
R/W	R/W	R/W	R/W	R/W	_	_	R/W	R/W
POR	0	1	0	1	_	_	0	1

Bit 7~6 PDPS3~PDPS2: PD7~PD4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 5~4 **PDPS1~PDPS0**: PD3~PD0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 3~2 Unimplemented, read as "0"

Bit 1~0 PCPS1~PCPS0: PC3~PC0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

#### • SLEDC1 Register - BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	PDPS3	PDPS2	PDPS1	PDPS0	PCPS3	PCPS2	PCPS1	PCPS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

#### Bit 7~6 **PDPS3~PDPS2**: PD7~PD4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

## Bit 5~4 **PDPS1~PDPS0**: PD3~PD0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

#### Bit 3~2 **PCPS3~PCPS2**: PC7~PC4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

# Bit 1~0 PCPS1~PCPS0: PC3~PC0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

#### SLEDC1 Register – BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	_	_	PDPS1	PDPS0	PCPS3	PCPS2	PCPS1	PCPS0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	1	0	1	0	1

## Bit 7~6 Unimplemented, read as "0"

# Bit 5~4 **PDPS1~PDPS0**: PD3~PD0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

### Bit 3~2 **PCPS3~PCPS2**: PC7~PC4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)



Bit 1~0 PCPS1~PCPS0: PC3~PC0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

#### • SLEDC2 Register - BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	_	_	PFPS1	PFPS0	PEPS3	PEPS2	PEPS1	PEPS0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	1	0	1	0	1

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 **PFPS1~PFPS0**: PF3~PF0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 3~2 **PEPS3~PEPS2**: PE7~PE4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 1~0 **PEPS1~PEPS0**: PE3~PE0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

#### I/O Port Sink Current Selection

These devices support different output sink current driving capability for PA, PC, PD, PE and PF ports. With the selection register, SLEDCOMn, specific I/O port can support two levels of the sink current driving capability. These sink current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output sink current for different applications.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SLEDCOM0	PANS7	_	_	PANS4	PANS3	PANS2	PANS1	PANS0			
SLEDCOM1	_	_	_	_	PCNS3	PCNS2	PCNS1	PCNS0			
SLEDCOM2	PDNS7	PDNS6	PDNS5	PDNS4	PDNS3	PDNS2	PDNS1	PDNS0			

I/O Port Sink Current Selection Register List – BS86C08C/BS86D12C

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SLEDCOM0	PANS7	_	_	PANS4	PANS3	PANS2	PANS1	PANS0			
SLEDCOM1	PCNS7	PCNS6	PCNS5	PCNS4	PCNS3	PCNS2	PCNS1	PCNS0			
SLEDCOM2	PDNS7	PDNS6	PDNS5	PDNS4	PDNS3	PDNS2	PDNS1	PDNS0			
SLEDCOM3	PENS7	PENS6	PENS5	PENS4	PENS3	PENS2	PENS1	PENS0			
SLEDCOM4	_	_	_	_	PFNS3	PFNS2	PFNS1	PFNS0			

I/O Port Sink Current Selection Register List - BS86E16C



Register		Bit									
Name	7	6	5	4	3	2	1	0			
SLEDCOM0	PANS7	_	_	PANS4	PANS3	PANS2	PANS1	PANS0			
SLEDCOM1	PCNS7	PCNS6	PCNS5	PCNS4	PCNS3	PCNS2	PCNS1	PCNS0			
SLEDCOM2	_	_	_	_	PDNS3	PDNS2	PDNS1	PDNS0			

I/O Port Sink Current Selection Register List - BS86D20C

#### SLEDCOM0 Register

Bit 0

Bit	7	6	5	4	3	2	1	0
Name	PANS7	_	_	PANS4	PANS3	PANS2	PANS1	PANS0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

Bit 7 PANS7: PA7 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 6~5 Unimplemented, read as "0"

Bit 4 PANS4: PA4 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 3 PANS3: PA3 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 2 PANS2: PA2 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 1 PANS1: PA1 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.) **PANS0**: PA0 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

# • SLEDCOM1 Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PCNS3	PCNS2	PCNS1	PCNS0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 **PCNS3**: PC3 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 2 **PCNS2**: PC2 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 1 **PCNS1**: PC1 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 0 PCNS0: PC0 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Rev. 1.41 80 November 10, 2023



## • SLEDCOM1 Register - BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	PCNS7	PCNS6	PCNS5	PCNS4	PCNS3	PCNS2	PCNS1	PCNS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 PCNS7: PC7 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 6 PCNS6: PC6 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 5 PCNS5: PC5 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 4 PCNS4: PC4 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 3 PCNS3: PC3 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 2 PCNS2: PC2 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) PCNS1: PC1 sink current selection Bit 1 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 0 PCNS0: PC0 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

## • SLEDCOM2 Register -BS86C08C/BS86D12C/BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	PDNS7	PDNS6	PDNS5	PDNS4	PDNS3	PDNS2	PDNS1	PDNS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PDNS7: PD7 sink current selection Bit 7 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 6 PDNS6: PD6 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 5 PDNS5: PD5 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 4 PDNS4: PD4 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 3 PDNS3: PD3 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)



Bit 2 **PDNS2**: PD2 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 1 **PDNS1**: PD1 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 0 **PDNS0**: PD0 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

#### SLEDCOM2 Register – BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PDNS3	PDNS2	PDNS1	PDNS0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 **PDNS3**: PD3 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 2 **PDNS2**: PD2 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 1 **PDNS1**: PD1 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 0 **PDNS0**: PD0 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

#### SLEDCOM3 Register – BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	PENS7	PENS6	PENS5	PENS4	PENS3	PENS2	PENS1	PENS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PENS7**: PE7 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 6 **PENS6**: PE6 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 5 **PENS5**: PE5 sink current selection

0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

Bit 4 **PENS4**: PE4 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 3 **PENS3**: PE3 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 2 **PENS2**: PE2 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Rev. 1.41 82 November 10, 2023



Bit 1

PENS1: PE1 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

Bit 0

PENS0: PE0 sink current selection

0: Sink current = Level 0 (Min.)

1: Sink current = Level 1 (Max.)

#### SLEDCOM4 Register – BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PFNS3	PFNS2	PFNS1	PFNS0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0" Bit 3 PFNS3: PF3 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 2 PFNS2: PF2 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 1 PFNS1: PF1 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.) Bit 0 PFNS0: PF0 sink current selection 0: Sink current = Level 0 (Min.) 1: Sink current = Level 1 (Max.)

## I/O Port Power Source Control – BS86E16C Only

The BS86E16C device supports different I/O port power source selections for PD7~PD6 pins. The port power can come from either the power pin VDD or VDDIO which is determined by using the PMPS1~PMPS0 bits in the PMPS register. An important point to know is that the input power voltage on the VDDIO pin should be equal to or less than the device supply power voltage when the VDDIO pin is selected as the port power supply pin.

With the exception of OCDS, the multi-power function is only effective when the pin is set to have a digital input or output function.

### PMPS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	PMPS1	PMPS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 PMPS1~PMPS0: PD7~PD6 pin power source selection

0x: VDD 1x: VDDIO

# Pin-remapping Function

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. The way in which the pin function of specific pins is selected is different for each function and a priority order is established where more than one pin function is selected simultaneously.

Rev. 1.41 83 November 10, 2023

#### **Pin-remapping Selection Register**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes.

Register				E	Bit			
Name	7	6	5	4	3	2	1	0
IFS0	SDAPS1	SDAPS0	SCLPS1	SCLPS0	TX0PS1	TX0PS0	RX0PS1	RX0PS0
IFS1	_	_	_	_	_	CTCK0PS	_	CTP0PS
IFS2	_	RX0EN	_	_	_	_	_	_

#### Pin-remapping Selection Register List – BS86C08C/BS86D12C

Register					Bit			
Name	7	6	5	4	3	2	1	0
IFS0	SDAPS1	SDAPS0	SCLPS1	SCLPS0	TX0PS1	TX0PS0	RX0PS1	RX0PS0
IFS1	PTP1PS	PTP1IPS	PTP0PS	CTP0BPS	CTCK0PS1	CTCK0PS0	CTP0PS1	CTP0PS0
IFS2	RX1EN	RX0EN	TX1PS1	TX1PS0	RX1PS1	RX1PS0	PTP1BPS	PTCK1PS

#### Pin-remapping Selection Register List - BS86E16C

Register		Bit								
Name	7	6	5	4	3	2	1	0		
IFS0	SDOPS	SCSBPS	SDIPS	SCKPS	TX0PS1	TX0PS0	RX0PS1	RX0PS0		
IFS1	_	_	_	_	_	RX0EN	PTCK0PS	PTP0IPS		

Pin-remapping Selection Register List - BS86D20C

## • IFS0 Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	SDAPS1	SDAPS0	SCLPS1	SCLPS0	TX0PS1	TX0PS0	RX0PS1	RX0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SDAPS1~SDAPS0: SDA pin remapping function selection

00: SDA on PD7

01: SDA on PA3

10: SDA on PC3

11: SDA on PD7

Bit 5~4 SCLPS0: SCL pin remapping function selection

00: SCL on PD6

01: SCL on PD6

10: SCL on PC2

11: SCL on PD6

Bit 3~2 **TX0PS1~TX0PS0**: TX0 pin remapping function selection

00: TX0 on PA3

01: TX0 on PA3

10: TX0 on PC3

11: TX0 on PD7

Bit 1~0 **RX0PS1~RX0PS0**: RX0 pin remapping function selection

00: RX0 on PA1

01: RX0 on PA1

10: RX0 on PC2

11: RX0 on PD6

Rev. 1.41 84 November 10, 2023



### • IFS0 Register - BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	SDAPS1	SDAPS0	SCLPS1	SCLPS0	TX0PS1	TX0PS0	RX0PS1	RX0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SDAPS1~SDAPS0: SDA pin remapping function selection

00: SDA on PD7

01: SDA on PA3

10: SDA on PC3

11: SDA on PC7

Bit 5~4 SCLPS1~SCLPS0: SCL pin remapping function selection

00: SCL on PD6

01: SCL on PA1

10: SCL on PC2

11: SCL on PC6

Bit 3~2 TX0PS1~TX0PS0: TX0 pin remapping function selection

00: TX0 on PA3

01: TX0 on PE1

10: TX0 on PC3

11: TX0 on PD7

Bit 1~0 RX0PS1~RX0PS0: RX0 pin remapping function selection

00: RX0 on PA1

01: RX0 on PE0

10: RX0 on PC2

11: RX0 on PD6

#### IFS0 Register – BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	SDOPS	SCSBPS	SDIPS	SCKPS	TX0PS1	TX0PS0	RX0PS1	RX0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 SDOPS: SDO pin remapping function selection

0: SDO on PA0

1: SDO on PC5

Bit 6 SCSBPS: SCS pin remapping function selection

0: SCS on PA2

1: SCS on PC4

SDIPS: SDI/SDA pin remapping function selection Bit 5

0: SDI/SDA on PA3

1: SDI/SDA on PA1

Bit 4 SCKPS: SCK/SCL pin remapping function selection

0: SCK/SCL on PA7

1: SCK/SCL on PA4

Bit 3~2 TX0PS1~TX0PS0: TX0 pin remapping function selection

00: TX0 on PA7

01: TX0 on PD1

10: TX0 on PA1

11: TX0 on PA7

Bit 1~0 RX0PS1~RX0PS0: RX0 pin remapping function selection

00: RX0 on PA3

01: RX0 on PD0

10: RX0 on PA4

11: RX0 on PA3

### • IFS1 Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	CTCK0PS	_	CTP0PS
R/W	_	_	_	_	_	R/W	_	R/W
POR	_	_	_	_	_	0	_	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 CTCK0PS: CTCK0 pin remapping function selection

0: CTCK0 on PA7 1: CTCK0 on PC0

Bit 1 Unimplemented, read as "0"

Bit 0 CTP0: CTP0 pin remapping function selection

0: CTP0 on PA4 1: CTP0 on PC1

### • IFS1 Register - BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	PTP1PS	PTP1IPS	PTP0PS	CTP0BPS	CTCK0PS1	CTCK0PS0	CTP0PS1	CTP0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PTP1PS**: PTP1 pin remapping function selection

0: PTP1 on PE4 1: PTP1 on PD3

Bit 6 **PTP1IPS**: PTP1I pin remapping function selection

0: PTP1I on PE6 1: PTP1I on PD2

Bit 5 **PTP0PS**: PTP0 pin remapping function selection

0: PTP0 on PF3 1: PTP0 on PD5

Bit 4 CTP0BPS: CTP0B pin remapping function selection

0: CTP0B on PF2 1: CTP0B on PA0

Bit 3~2 CTCK0PS1~CTCK0PS0: CTCK0 pin remapping function selection

00: CTCK0 on PA7 01: CTCK0 on PC0 10: CTCK0 on PF1 11: CTCK0 on PA7

Bit 1~0 CTP0PS1~CTP0PS0: CTP0 pin remapping function selection

00: CTP0 on PA4 01: CTP0 on PC1 10: CTP0 on PF0 11: CTP0 on PA4

#### • IFS1 Register – BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	RX0EN	PTCK0PS	PTP0IPS
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 **RX0EN**: RX0 input enable control

0: Disable 1: Enable

Rev. 1.41 86 November 10, 2023



Bit 1 **PTCK0PS**: PTCK0 pin remapping function selection

0: PTCK0 on PA0 1: PTCK0 on PC2

Bit 0 **PTP0IPS**: PTP0I pin remapping function selection

0: PTP0I on PA2 1: PTP0I on PC3

## • IFS2 Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	_	RX0EN	_	_	_	_	_	_
R/W	_	R/W	_	_	_	_	_	_
POR	_	0	_	_	_	_	_	_

Bit 7 Unimplemented, read as "0"

Bit 6 **RX0EN**: RX0 input enable control

0: Disable 1: Enable

Bit 5~0 Unimplemented, read as "0"

## • IFS2 Register - BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	RX1EN	RX0EN	TX1PS1	TX1PS0	RX1PS1	RX1PS0	PTP1BPS	PTCK1PS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **RX1EN**: RX1 input enable control

0: Disable 1: Enable

Bit 6 **RX0EN**: RX0 input enable control

0: Disable 1: Enable

Bit 5~4 TX1PS1~TX1PS0: TX1 pin remapping function selection

00: TX1 on PF1 01: TX1 on PE3 10: TX1 on PD3 11: TX1 on PA7

Bit 3~2 **RX1PS1~RX1PS0**: RX1 pin remapping function selection

00: RX1 on PF0 01: RX1 on PE2 10: RX1 on PD2 11: RX1 on PA4

Bit 1 **PTP1BPS**: PTP1B pin remapping function selection


0: PTP1B on PE5 1: PTP1B on PE3

Bit 0 **PTCK1PS**: PTCK1 pin remapping function selection

0: PTCK1 on PE7 1: PTCK1 on PD4

### **I/O Pin Structures**

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



**Logic Function Input/Output Structure** 

### **Programming Considerations**

Within the user program, one of the things first to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will be defaulted to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

Rev. 1.41 88 November 10, 2023



## **Timer Modules - TM**

One of the most fundamental functions in any microcontroller devices is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, generally abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact and Periodic TM sections.

#### Introduction

These devices contain several TMs and each individual TM can be categorised as a certain type, namely Compact Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Function	СТМ	PTM
Timer/Counter	√	√
Input Capture	_	√
Compare Match Output	√	√
PWM Output	√	√
Single Pulse Output	_	√
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

**TM Function Summary** 

Device	СТМ	PTM
BS86C08C BS86D12C	СТМ0	PTM0
BS86E16C BS86D20C	СТМ0	PTM0, PTM1

TM Name/Type Summary

#### **TM Operation**

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running count-up counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

## **TM Clock Source**

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTnCK2~xTnCK0 bits in the xTMn control registers, where "x" stands for C or P type TM and "n" stands for the specific TM

Rev. 1.41 89 November 10, 2023



serial number. The clock source can be a ratio of the system clock,  $f_{SYS}$ , or the internal high clock,  $f_{H}$ , the  $f_{SUB}$  clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.

### **TM Interrupts**

The Compact or Periodic type TM each has two internal interrupt, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.

#### **TM External Pins**

Each of the TMs, irrespective of what type, has one input pin with the label xTCKn while the Periodic TMs have another input pin with the label PTPnI. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The PTCKn pins are also used as the external trigger input pin in single pulse output mode for the PTMn.

The other PTMn input pin, PTPnI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the PTnIO1~PTnIO0 bits in the PTMnC1 register. There is another capture input, PTCKn, for PTMn capture input mode, which can be used as the external trigger input source except the PTPnI pin.

The TMs each have two output pins, xTPn and xTPnB. The xTPnB pin outputs the inverted signal of the xTPn. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTPn and xTPnB output pins are also the pins where the xTMn generates the PWM output waveform. As the xTMn output pins are pin-shared with other functions, the TM output function must first be setup using the relevant registers. A signal bit in the register determines if its associated pin is to be used as an external TM output pin or if it is to have another function. The number of external pins for each TM type is different, the details are provided in the accompanying table.

Davisa	(	СТМ	PTM		
Device	Input	Output	Input	Output	
BS86C08C BS86D12C	CTCK0	CTP0, CTP0B	PTCK0, PTP0I	PTP0, PTP0B	
BS86E16C BS86D20C	CTCK0	CTP0, CTP0B	PTCK0, PTP0I PTCK1, PTP1I	PTP0, PTP0B PTP1, PTP1B	

**TM External Pins** 

#### TM Input/Output Pin Control Register

Selecting to have a TM input/output or whether to retain its other shared function is implemented using one register, with a single bit in the register corresponding to a TM input/output pin. Setting the bit high will setup the corresponding pin as a TM input/output, if reset to zero the pin will retain its original other function.

Rev. 1.41 90 November 10, 2023



## • TMPC Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	VREFS	_	_	_	PTM0PC1	PTM0PC0	CTM0PC1	CTM0PC0
R/W	R/W	_	_	_	R/W	R/W	R/W	R/W
POR	0	_	_	_	0	0	0	0

Bit 7 **VREFS**: VREF pin control

0: Disable

1: Enable

Bit 6~4 Unimplemented, read as "0"

Bit 3 **PTM0PC1**: PTP0B pin control

0: Disable

1: Enable

Bit 2 **PTM0PC0**: PTP0 pin control

0: Disable

1: Enable

Bit 1 CTM0PC1: CTP0B pin control

0: Disable 1: Enable

Bit 0 CTM0PC0: CTP0 pin control

0: Disable 1: Enable

## • TMPC Register - BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	VREFS	_	PTM1PC1	PTM1PC0	PTM0PC1	PTM0PC0	CTM0PC1	CTM0PC0
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	_	0	0	0	0	0	0

Bit 7 **VREFS**: VREF pin control

0: Disable 1: Enable

Bit 6 Unimplemented, read as "0"

Bit 5 **PTM1PC1**: PTP1B pin control

0: Disable

1: Enable

Bit 4 **PTM1PC0**: PTP1 pin control

0: Disable

1: Enable

Bit 3 **PTM0PC1**: PTP0B pin control

0: Disable 1: Enable

Bit 2 **PTM0PC0**: PTP0 pin control


0: Disable 1: Enable

Bit 1 CTM0PC1: CTP0B pin control


0: Disable 1: Enable

Bit 0 CTM0PC0: CTP0 pin control


0: Disable 1: Enable



CTM0 Function Pin Control Block Diagram - BS86C08C/BS86D12C




CTM0 Function Pin Control Block Diagram - BS86E16C




CTM0 Function Pin Control Block Diagram - BS86D20C

Rev. 1.41 92 November 10, 2023






PTM0 Function Pin Control Block Diagram - BS86C08C/BS86D12C




PTM0 Function Pin Control Block Diagram – BS86E16C




PTM0 Function Pin Control Block Diagram - BS86D20C

Rev. 1.41 93 November 10, 2023



PTM1 Function Pin Control Block Diagram - BS86E16C



PTM1 Function Pin Control Block Diagram - BS86D20C


## **Programming Considerations**

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMnAL and PTMnRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.

Rev. 1.41 94 November 10, 2023





The following steps show the read and write procedures:


- · Writing Data to CCRA or CCRP
  - Step 1. Write data to Low Byte xTMnAL or PTMnRPL
    - Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMnAH or PTMnRPH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and CCRA or CCRP
  - Step 1. Read data from the High Byte xTMnDH, xTMnAH or PTMnRPH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte xTMnDL, xTMnAL or PTMnRPL
    - This step reads data from the 8-bit buffer.

Rev. 1.41 95 November 10, 2023

# Compact Type TM - CTM

The Compact Type TM contains three operating modes, which are Compare Match Output, Timer/ Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive two external output pins.

Device	CTM Core	CTM Input Pin	CTM Output Pin
BS86C08C BS86D12C BS86E16C	10-bit CTM (CTM0)	CTCK0	CTP0, CTP0B
BS86D20C			



Note: The CTPnB pin outputs the inverted signal of the CTPn.

Compact Type TM Block Diagram (n=0)

# **Compact Type TM Operation**

The size of Compact TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 3-bit wide whose value is compared with the highest 3 bits in the counter while the CCRA is the 10 bits and therefore compares all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTMn interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

#### **Compact Type TM Register Description**

Overall operation of the Compact TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the CCRP bits.

Rev. 1.41 96 November 10, 2023



Register	Bit										
Name	7	6	5	4	3	2	1	0			
CTMnC0	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0			
CTMnC1	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR			
CTMnDL	D7	D6	D5	D4	D3	D2	D1	D0			
CTMnDH	_	_	_	_	_	_	D9	D8			
CTMnAL	D7	D6	D5	D4	D3	D2	D1	D0			
CTMnAH	_	_	_	_	_	_	D9	D8			

10-bit Compact Type TM Register List (n=0)

#### CTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTnPAU: CTMn Counter Pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

#### Bit 6~4 CTnCK2~CTnCK0: Select CTMn Counter clock

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_H/16 \\ 011: \, f_H/64 \\ 100: \, f_{SUB} \\ 101: \, f_{SUB} \end{array}$ 

110: CTCKn rising edge clock111: CTCKn falling edge clock

These three bits are used to select the clock source for the CTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

#### Bit 3 CTnON: CTMn Counter On/Off control

0: Off 1: On

This bit controls the overall on/off function of the CTMn. Setting the bit high enables the counter to run while clearing the bit disables the CTMn. Clearing this bit to zero will stop the counter from counting and turn off the CTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the CTMn is in the Compare Match Output Mode or the PWM Output Mode then the CTMn output pin will be reset to its initial condition, as specified by the CTnOC bit, when the CTnON bit changes from low to high.

Rev. 1.41 97 November 10, 2023



Bit 2~0 CTnRP2~CTnRP0: CTMn CCRP 3-bit register, compared with the CTMn counter

bit  $9 \sim \text{bit } 7$ 

Comparator P match period=

0: 1024 CTMn clocks

1~7: (1~7)×128 CTMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTnCCLR bit is set to zero. Setting the CTnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

### CTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTnM1~CTnM0: Select CTMn Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTMn. To ensure reliable operation the CTMn should be switched off before any changes are made to the CTnM1 and CTnM0 bits. In the Timer/Counter Mode, the CTMn output pin control will be disabled.

Bit 5~4 CTnIO1~CTnIO0: Select CTMn external pin CTPn function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTMn is running.

In the Compare Match Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a compare match occurs from the Comparator A. The CTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTMn output pin should be setup using the CTnOC bit in the CTMnC1 register. Note that the output level requested by the CTnIO1 and CTnIO0 bits must be different from the initial value setup using the CTnOC bit otherwise no change will occur on the CTMn output pin when a compare match occurs. After the CTMn output pin changes state, it can be reset to its initial level by changing the level of the CTnON bit from low to high.

Rev. 1.41 98 November 10, 2023



In the PWM Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTnIO1 and CTnIO0 bits only after the CTMn has been switched off. Unpredictable PWM outputs will occur if the CTnIO1 and CTnIO0 bits are changed when the CTMn is running.

Bit 3 CTnOC: CTMn CTPn Output control

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the CTMn output pin. Its operation depends upon whether CTMn is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTnPOL: CTMn CTPn Output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the CTPn output pin. When the bit is set high the CTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTMn is in the Timer/Counter Mode.

Bit 1 CTnDPX: CTMn PWM duty/period control

0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTCCLR: CTMn Counter Clear condition selection

0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the CTMn contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTnCCLR bit is not used in the PWM Output mode.

Rev. 1.41 99 November 10, 2023



## • CTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit  $7\sim0$  **D7\simD0**: CTMn Counter Low Byte Register bit  $7\sim$  bit 0 CTMn 10-bit Counter bit  $7\sim$  bit 0

## • CTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: CTMn Counter High Byte Register bit  $1\sim$  bit 0

CTMn 10-bit Counter bit  $9 \sim bit 8$ 

## • CTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn CCRA Low Byte Register bit  $7 \sim$  bit 0 CTMn 10-bit CCRA bit  $7 \sim$  bit 0

## • CTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: CTMn CCRA High Byte Register bit  $7\sim$  bit 0

CTMn 10-bit CCRA bit 9 ~ bit 8

Rev. 1.41 100 November 10, 2023



### **Compact Type TM Operation Modes**

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTnM1 and CTnM0 bits in the CTMnC1 register.


#### **Compare Match Output Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMnAF and CTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the CTnCCLR bit in the CTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTnCCLR is high no CTMnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value. However, here the CTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTMn output pin, will change state. The CTMn output pin condition however only changes state when a CTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTMn output pin. The way in which the CTMn output pin changes state are determined by the condition of the CTnIO1 and CTnIO0 bits in the CTMnC1 register. The CTMn output pin can be selected using the CTnIO1 and CTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTMn output pin, which is setup after the CTnON bit changes from low to high, is setup using the CTnOC bit. Note that if the CTnIO1 and CTnIO0 bits are zero then no pin change will take place.

Rev. 1.41 101 November 10, 2023




Compare Match Output Mode - CTnCCLR=0 (n=0)

Note: 1. With CTnCCLR=0 a Comparator P match will clear the counter

- 2. The CTMn output pin is controlled only by the CTMnAF flag
- 3. The output pin is reset to its initial state by a CTnON bit rising edge

Rev. 1.41 102 November 10, 2023





Compare Match Output Mode - CTnCCLR=1 (n=0)

Note: 1. With CTnCCLR=1 a Comparator A match will clear the counter

- 2. The CTMn output pin is controlled only by the CTMnAF flag
- 3. The output pin is reset to its initial state by a CTnON bit rising edge
- 4. A CTMnPF flag is not generated when CTnCCLR=1

Rev. 1.41 103 November 10, 2023



#### **Timer/Counter Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 10 respectively. The PWM function within the CTMn is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the CTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTnCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTnDPX bit in the CTMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTnOC bit in the CTMnC1 register is used to select the required polarity of the PWM waveform while the two CTnIO1 and CTnIO0 bits are used to enable the PWM output or to force the CTMn output pin to a fixed high or low level. The CTnPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 10-bit CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=0

CCRP	1~7	0		
Period	CCRP×128	1024		
Duty	CCRA			

If f<sub>SYS</sub>=16MHz, CTMn clock source is f<sub>SYS</sub>/4, CCRP=4 and CCRA=128,

The CTMn PWM output frequency= $(f_{SYS}/4)/(4\times128)=f_{SYS}/2048=8kHz$ , duty=128/(4×128)=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


#### • 10-bit CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=1

CCRP	1~7 0		
Period	CCRA		
Duty	CCRP×128	1024	

The PWM output period is determined by the CCRA register value together with the CTMn clock while the PWM duty cycle is defined by the CCRP register value except when the CCRP value is equal to 0.


Rev. 1.41 104 November 10, 2023





Note: 1. Here CTnDPX=0 - Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation



Note: 1. Here CTnDPX=1-Counter cleared by CCRA

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation


Rev. 1.41 106 November 10, 2023



# Periodic Type TM - PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can also be controlled with two external input pins and can drive two external output pins.

Device	PTM Core	PTM Input Pin	PTM Output Pin
BS86C08C BS86D12C	10-bit PTM (PTM0)	PTCK0, PTP0I	PTP0, PTP0B
BS86E16C BS86D20C	10-bit PTM (PTM0, PTM1)	PTCK0, PTP0I PTCK1, PTP1I	PTP0, PTP0B PTP1, PTP1B



Note: The PTPnB pin outputs the inverted signal of the PTPn.

Periodic Type TM Block Diagram (n=0~1)

## **Periodic TM Operation**

The size of Periodic TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is respectively compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pins. All operating setup conditions are selected using relevant internal registers.

## Periodic Type TM Register Description

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Rev. 1.41 107 November 10, 2023



Register	Bit									
Name	7	6	5	4	3	2	1	0		
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_		
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR		
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0		
PTMnDH	_	_	_	_	_	_	D9	D8		
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0		
PTMnAH	_	_	_	_	_	_	D9	D8		
PTMnRPL	PTnRP7	PTnRP6	PTnRP5	PTnRP4	PTnRP3	PTnRP2	PTnRP1	PTnRP0		
PTMnRPH	_	_	_	_	_	_	PTnRP9	PTnRP8		

10-bit Periodic TM Register List (n=0~1)

### PTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 PTnPAU: PTMn Counter Pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

#### Bit 6~4 PTnCK2~PTnCK0: Select PTMn Counter clock

000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub> 010: f<sub>H</sub>/16 011: f<sub>H</sub>/64 100: f<sub>SUB</sub> 101: f<sub>SUB</sub>

110: PTCKn rising edge clock111: PTCKn falling edge clock

These three bits are used to select the clock source for the PTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

# Bit 3 **PTnON**: PTMn Counter On/Off control

0: Off 1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run while clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the PTMn is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTMn output pin will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

Rev. 1.41 108 November 10, 2023



#### PTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTnM1~PTnM0**: Select PTMn Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin control will be disabled.

Bit 5~4 **PTnIO1~PTnIO0**: Select PTMn external pin PTPn, PTPnI or PTCKn function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of PTPnI or PTCKn

01: Input capture at falling edge of PTPnI or PTCKn

10: Input capture at rising/falling edge of PTPnI or PTCKn

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the PTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output pin should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output pin when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Output Mode, the PTnIO1 and PTnIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PTMn output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits only after the PTMn has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.



Bit 3 **PTnOC**: PTMn PTPn Output control

Compare Match Output Mode

0: Initial low1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the PTMn output pin. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output pin when the PTnON bit changes from low to high.

Bit 2 **PTnPOL**: PTMn PTPn Output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the PTPn output pin. When the bit is set high the PTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.

Bit 1 PTnCAPTS: PTMn Capture Trigger Source selection

0: From PTPnI pin 1: From PTCKn pin

Bit 0 **PTnCCLR**: PTMn Counter Clear condition selection

0: Comparator P match1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

#### PTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn Counter Low Byte Register bit  $7 \sim$  bit 0 PTMn 10-bit Counter bit  $7 \sim$  bit 0

## PTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: PTMn Counter High Byte Register bit  $1\sim$  bit 0

PTMn 10-bit Counter bit 9 ~ bit 8

Rev. 1.41 110 November 10, 2023



## • PTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRA Low Byte Register bit  $7 \sim$  bit 0 PTMn 10-bit CCRA bit  $7 \sim$  bit 0

## • PTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRA High Byte Register bit 1 ~ bit 0 PTMn 10-bit CCRA bit  $9 \sim \text{bit } 8$ 

## • PTMnRPL Register

Bit	7	6	5	4	3	2	1	0
Name	PTnRP7	PTnRP6	PTnRP5	RP5 PTnRP4 PTnRP3 PTnRP2 PTnRP1		PTnRP0		
R/W	R/W	R/W	R/W	R/W R/W R/W R/		R/W	R/W	
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PTnRP7~PTnRP0**: PTMn CCRP Low Byte Register bit 7 ~ bit 0 PTMn 10-bit CCRP bit 7 ~ bit 0

## • PTMnRPH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	PTnRP9	PTnRP8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **PTnRP9~PTnRP8**: PTMn CCRP High Byte Register bit 1 ~ bit 0 PTMn 10-bit CCRP bit  $9 \sim$  bit  $8 \sim$ 

Rev. 1.41 111 November 10, 2023



## **Periodic Type TM Operation Modes**

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.

#### **Compare Match Output Mode**


To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be cleared to zero. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTMn output pin will change state. The PTMn output pin condition however only changes state when a PTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output pin. The way in which the PTMn output pin changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output pin can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output pin, which is setup after the PTnON bit changes from low to high, is setup using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no pin change will take place.

Rev. 1.41 112 November 10, 2023






Compare Match Output Mode - PTnCCLR=0 (n=0~1)

Note: 1. With PTnCCLR=0, a Comparator P match will clear the counter

- 2. The PTMn output pin is controlled only by the PTMnAF flag
- 3. The output pin is reset to its initial state by a PTnON bit rising edge

Rev. 1.41 113 November 10, 2023



Compare Match Output Mode - PTnCCLR=1 (n=0~1)

Note: 1. With PTnCCLR=1, a Comparator A match will clear the counter

- 2. The PTMn output pin is controlled only by the PTMnAF flag
- 3. The output pin is reset to its initial state by a PTnON bit rising edge
- 4. A PTMnPF flag is not generated when PTnCCLR=1

Rev. 1.41 114 November 10, 2023



#### **Timer/Counter Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 10 respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output pin to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.

## • 10-bit PTMn, PWM Output Mode, Edge-aligned Mode


CCRP	1~1023	0				
Period	1~1023	1024				
Duty	CCRA					

If f<sub>SYS</sub>=16MHz, TM clock source select f<sub>SYS</sub>/4, CCRP=512 and CCRA=128,

The PTMn PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=8$ kHz, duty=128/512=25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

Rev. 1.41 115 November 10, 2023



Note: 1. The counter is cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01
- 4. The PTnCCLR bit has no influence on PWM operation

Rev. 1.41 116 November 10, 2023




#### **Single Pulse Output Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTnON bit can also be made to automatically change from low to high using the external PTCKn pin, which will in turn initiate the Single Pulse output. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTnCCLR is not used in this Mode.



Single Pulse Generation (n=0~1)

Rev. 1.41 117 November 10, 2023



Single Pulse Output Mode (n=0~1)

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the PTCKn pin or by setting the PTnON bit high
- 4. A PTCKn pin active edge will automatically set the PTnON bit high
- 5. In the Single Pulse Output Mode, PTnIO [1:0] must be set to "11" and cannot be changed

Rev. 1.41 118 November 10, 2023



#### **Capture Input Mode**


To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPnI or PTCKn pin, selected by the PTnCAPTS bit in the PTMnC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPnI or PTCKn pin the present value in the counter will be latched into the CCRA registers and a PTMn interrupt generated. Irrespective of what events occur on the PTPnI or PTCKn pin the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTMn interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTPnI or PTCKn pin to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPnI or PTCKn pin, however it must be noted that the counter will continue to run.

There are some considerations that should be noted. If PTCKn is used as the capture input source, then it cannot be selected as the PTMn clock source. If the captured pulse width is less than 2 timer clock periods, it may be ignored by hardware. After the counter value is latched to the CCRA registers by an active capture edge, the PTMnAF flag will be set high after 0.5 timer clock periods. The delay time from the active capture edge received to the action of latching counter value to CCRA registers is less than 1.5 timer clock periods.

The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.

Rev. 1.41 119 November 10, 2023



Capture Input Mode (n=0~1)

Note: 1. PTnM[1:0]=01 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA
- 3. PTnCCLR bit not used
- 4. No output function PTnOC and PTnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 6. The capture input mode cannot be used if the selected PTMn counter clock is not available

Rev. 1.41 120 November 10, 2023



# **Analog to Digital Converter**


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Overview

These devices contain a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as the internal reference voltage, into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS and SACS bit fields. When the external analog signal is to be converted, the corresponding external channel input pin function should first be properly configured and then the desired external channel input should be selected using the SAINS and SACS fields. Note that when the internal analog signal is selected to be converted, all external channel analog input pin function should first be deselected and then properly configured the SAINS and SACS fields. More detailed information about the A/D input signal selection will be described in the "A/D converter Control Registers" and "A/D Converter Input Signals" section respectively.

Device	External Input Channels	Internal Signal	A/D Signal Select
BS86C08C BS86D12C BS86E16C BS86D20C	AN0~AN7	$V_{BG}$	SAINS2~SAINS0 SACS3~SACS0

The accompanying block diagram shows the internal structure of the A/D converter together with its associated registers and control bits.



A/D Converter Structure

## A/D Converter Register Description

Overall operation of the A/D converter is controlled using five registers. A read only register pair exists to store the A/D Converter data 12-bit value. The remaining three registers, SADC0, SADC1 and ACERL, are control registers which setup the operating conditions and control function of the A/D converter.

Rev. 1.41 121 November 10, 2023



Dowieten Neme				В	it			
Register Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	_	_	_	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
ACERL	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0

A/D Converter Register List

## A/D Converter Data Registers - SADOL, SADOH

As these devices contain an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADCO register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. The A/D data registers contents will be unchanged if the A/D converter is disabled.

ADRFS		SADOH							SADOL							
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

#### A/D Converter Control Registers - SADC0, SADC1, ACERL

To control the function and operation of the A/D converter, three control registers known as SADC0, SADC1 and ACERL are provided. These 8-bit registers define functions such as the selection of which analog signal is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As these devices contain only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

The ACERL register contains the ACE7~ACE0 bits which determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not. Setting the corresponding bit high will select the A/D input function while clearing the bit to zero will select either the I/O or other pin-shared function. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

Rev. 1.41 122 November 10, 2023



## SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	EN ADRFS SACS3 SACS2 SACS1		SACS0		
R/W	R/W	R	R/W	R/W R/W R/W R/W		R/W	R/W	
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D Conversion

 $0 \rightarrow 1 \rightarrow 0$ : Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D Converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D Converter function enable control

0: Disable

1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be unchanged.

Bit 4 ADRFS: A/D conversion data format select

0: A/D converter data format → SADOH=D [11:4]; SADOL=D [3:0]

1: A/D converter data format  $\rightarrow$  SADOH=D [11:8]; SADOL=D [7:0]

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog input channel select

0000: External AN0 input

0001: External AN1 input

0010: External AN2 input

0011: External AN3 input

0100: External AN4 input

0101: External AN5 input

0110: External AN6 input

0111: External AN7 input

1xxx: Non-existed channel, input floating if selected

These bits are used to select which external analog input channel is to be converted. When the external analog input channel is selected, the SAINS bit field must be set to "000", "101" or "11x". Details are summarized in the "A/D Converter Input Signal Selection" table.

Rev. 1.41 123 November 10, 2023



## SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	ne SAINS2 SAINS		SAINS0 SAVRS		SAVRS0	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	POR 0 0		0	0	0	0	0	0

Bit 7~5 SAINS0: A/D converter input signal select

000: External source – External analog channel input, ANn 001: Internal source – Internal bandgap reference voltage,  $V_{BG}$  010~100: Internal source – Reserved, connected to ground

101~111: External source – External analog channel input, ANn

Care must be taken if the SAINS field is set to "001" to select the internal analog signal to be converted. When the internal analog signal is selected to be converted, the external channel input pin must never be selected as the A/D input signal by properly setting the SACS bit field with a value of "1xxx". Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.

Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage select

00: External VREF pin

01: Internal A/D converter power,  $V_{\text{DD}}$ 

1x: External VREF pin

These bits are used to select the A/D converter reference voltage source. Care must be taken if the SAVRS field is set to "01" to select the internal A/D converter power voltage as the reference voltage source. When the internal reference voltage source is selected, the external VREF cannot be configured as the reference voltage input by properly configuring the VREFS bit in the TMPC register. Otherwise, the external input voltage on the VREF pin will be connected to the internal A/D converter power. This will result in unpredictable situations.

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source select

000: f<sub>SYS</sub> 001: f<sub>SYS</sub>/2 010: f<sub>SYS</sub>/4 011: f<sub>SYS</sub>/8 100: f<sub>SYS</sub>/16 101: f<sub>SYS</sub>/32 110: f<sub>SYS</sub>/64 111: f<sub>SYS</sub>/128

These bits are used to select the clock source for the A/D converter.

# ACERL Register

Bit	7	7 6 5 4		4	3	2	1	0
Name	me ACE7 ACE6		ACE5 ACE4		ACE3	ACE3 ACE2		ACE0
R/W	R/W	R/W R/W		R/W	R/W	R/W	R/W	R/W
POR	POR 0 0		0	0	0	0	0	0

Bit 7 **ACE7**: AN7 input pin enable control

0: Disable – not A/D input 1: Enable – A/D input, AN7

Bit 6 ACE6: AN6 input pin enable control

0: Disable – not A/D input 1: Enable – A/D input, AN6

Bit 5 ACE5: AN5 input pin enable control

0: Disable – not A/D input 1: Enable – A/D input, AN5

Rev. 1.41 124 November 10, 2023



Bit 4 ACE4: AN4 input pin enable control

0: Disable – not A/D input 1: Enable – A/D input, AN4

Note that for the BS86C08C/BS86D12C/BS86E16C device, as the AN4 pin is pin-shared with the VREF pin function, if the VREFS bit in the TMPC register is set high, the VREF pin will be selected and the AN4 pin function will be disabled automatically.

Bit 3 ACE3: AN3 input pin enable control

0: Disable – not A/D input 1: Enable – A/D input, AN3

Bit 2 ACE2: AN2 input pin enable control

0: Disable – not A/D input 1: Enable – A/D input, AN2

Bit 1 ACE1: AN1 input pin enable control

0: Disable – not A/D input 1: Enable – A/D input, AN1

Bit 0 **ACE0**: AN0 input pin enable control

0: Disable – not A/D input 1: Enable – A/D input, AN0

Note that for the BS86D20C device, as the AN0 pin is pin-shared with the VREF pin function, if the VREFS bit in the TMPC register is set high, the VREF pin will be selected and the AN0 pin function will be disabled automatically.

## A/D Converter Reference Voltage

The actual reference voltage supply to the A/D Converter can be supplied from the positive power supply,  $V_{DD}$ , or an external reference source supplied on pin VREF determined by the SAVRS bit field in the SADC1 register. When the SAVRS field is set to "01", the A/D converter reference voltage will come from the V<sub>DD</sub>. Otherwise, the A/D converter reference voltage will come from the VREF pin if the SAVRS field is set to any other value except "01". When the VREF pin is selected as the reference voltage supply pin, the VREFS bit in the TMPC register should first be properly configured to enable the VREF pin function as it is pin-shared with other functions. However, if the internal A/D converter power is selected as the reference voltage, the external VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin to the internal A/D converter power. Note that the analog input values must not be allowed to exceed the value of the selected reference voltage.

#### A/D Converter Input Signals

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function control bits ACEn in the ACERL register determine whether the external input pins are setup as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is setup to be an A/D converter analog channel input by setting the ACEn bit high, the original pin function will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the relevant A/D input function selection bits enable an A/D input, the status of the port control register will be overridden.

As these devices contain only one actual analog to digital converter hardware circuit, one of the external or internal analog signals must be routed to the converter. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the external channel input or internal analog signal. The SACS3~SACS0 bits in the SADC0 register are

Rev. 1.41 125 November 10, 2023



used to determine which external channel input is selected to be converted. If the SAINS2~SAINS0 bits are set to "000", "101" or "11x", the external channel input will be selected to be converted and the SACS3~SACS0 bits can determine which external channel is selected.

When the SAINS field is set to the value of "001", the internal analog signal derived from the Bandgap reference voltage will be selected. If the internal analog signal is selected to be converted, the external channel signal input must be switched off by setting the SACS field to a value of "1xxx". Otherwise, the internal analog signal will be connected together with the external channel input. This will result in unpredictable situations.

SAINS[2:0]	SACS[3:0]	Input Signals	Description				
000, 101, 11x	0000~0111	AN0~AN7	External channel analog input ANn				
000, 101, 118	1xxx	_	Floating, no external channel is selected				
001	1xxx	$V_{BG}$	Internal Bandgap reference voltage				
010, 011, 100	1xxx	GND	Connected to the ground				

A/D Converter Input Signal Selection

## A/D Converter Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ bit will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the A/D interrupt is enabled, an internal A/D interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the SACKS bit field in the SADC1 register. Although the A/D clock source is determined by the system clock  $f_{SYS}$  and by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period,  $t_{ADCK}$ , is from 0.5 $\mu$ s to 10 $\mu$ s, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where, special care must be taken, as the values may be beyond the specified A/D Clock Period range.

Rev. 1.41 126 November 10, 2023



		A/D Clock Period (t <sub>ADCK</sub> )														
f <sub>sys</sub>	SACKS[2:0] =000 (f <sub>SYS</sub> )	SACKS[2:0] =001 (f <sub>SYS</sub> /2)	SACKS[2:0] =010 (f <sub>sys</sub> /4)	SACKS[2:0] =011 (f <sub>sys</sub> /8)	SACKS[2:0] =100 (f <sub>SYS</sub> /16)	SACKS[2:0] =101 (f <sub>sys</sub> /32)	SACKS[2:0] =110 (f <sub>SYS</sub> /64)	SACKS[2:0] =111 (fsys/128)								
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	128µs*								
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*								
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*								
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*								
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	10.67µs*								
16MHz	Hz 62.5ns* 125ns*		250ns*	500ns	1µs	2µs	4µs	8µs								

A/D Clock Period Examples


Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry, a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by clearing the ACE7~ACE0 bits in the ACERL register, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

## **Conversion Rate and Timing Diagram**

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as  $t_{ADS}$  takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an analog signal A/D conversion which is defined as  $t_{ADC}$  are necessary.

Maximum single A/D conversion rate =  $1/(A/D \text{ clock period} \times 16)$ 

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t<sub>ADCK</sub> where t<sub>ADCK</sub> is equal to the A/D clock period.



A/D Conversion Timing - External Channel Input

Rev. 1.41 127 November 10, 2023



## **Summary of A/D Conversion Steps**

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to one.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SACS and SAINS bit fields

Selecting the external channel input to be converted, go to Step 4.

Selecting the internal analog signal to be converted, go to Step 5.

• Step 4

If the SAINS field is 000, 101 or 11x, the external channel input can be selected. The desired external channel input is selected by configuring the SACS field. When the A/D input signal comes from the external channel input, the corresponding pin should be configured as an A/D input function by selecting the relevant function control bits, ACEn. Then go to Step 6.

• Step 5

If the SAINS field is set to 001, the relevant internal analog signal can be selected. Before the A/D input signal is selected to come from the internal analog signal by properly configuring the SAINS field, the SACS field must be set to "1xxx" to select a non-existed channel input. Then go to Step 6.

Step 6
 Select the A/D converter output data format by configuring the ADRFS bit in the SADC0 register.

• Step 7

Select the A/D converter reference voltage source by configuring the SAVRS bit field in the SADC1 register. If the internal reference voltage is selected, the external reference input pin function must be disabled by properly configuring the VREFS bit in the TMPC register.

• Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Rev. 1.41 128 November 10, 2023



## **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to zero in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

#### A/D Transfer Function


As the devices contain a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{REF}$ , this gives a single bit analog input value of reference voltage value divided by 4096.

$$1 LSB=V_{REF} \div 4096$$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value×(V<sub>REF</sub>÷4096)

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{REF}$  level. Note that here the  $V_{REF}$  voltage is the actual A/D converter reference voltage source determined by the SAVRS field.



# A/D Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

#### Example: using an ADBZ polling method to detect the end of conversion

```
clr ADE ; disable ADC interrupt ; select f_{\text{SYS}}/8 as A/D clock and A/D input mov SADC1,a ; signal comes from external channel ; select VREF pin voltage as A/D reference voltage source mov a,01H
```

Rev. 1.41 129 November 10, 2023



```
mov SADCO,a
                       ; and AN1 is selected as the external channel input
set ADCEN
                       ; enable the A/D converter
mov a,02H
                       ; setup ACERL to configure pin AN1 as analog input
mov ACERL, a
start conversion:
clr START
                       ; high pulse on start bit to initiate conversion
set START
                       ; reset A/D
clr START
                       ; start A/D
polling EOC:
sz ADBZ ; poll the SADCO register ADBZ bit to detect end of A/D conversion jmp polling_EOC ; continue polling mov a,SADOL ; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
jmp start_conversion ; start next A/D conversion
```

#### Example: using the interrupt method to detect the end of conversion

```
clr ADE
                     ; disable ADC interrupt
mov a,03H
                     ; select f<sub>SYS</sub>/8 as A/D clock and A/D input
mov SADC1,a
                     ; signal comes from external channel
                     ; select VREF pin voltage as A/D reference voltage source
mov a,01H
                     ; and AN1 is selected as the external channel input
mov SADCO,a
set ADCEN
                     ; enable the A/D converter
mov a,02H
                     ; setup ACERL to configure pin AN1 as analog input
mov ACERL, a
Start conversion:
clr START
                     ; high pulse on START bit to initiate conversion
                     ; reset A/D
set START
                     ; start A/D
clr START
                     ; clear ADC interrupt request flag
clr ADF
                     ; enable ADC interrupt
set ADE
set EMI
                     ; enable global interrupt
ADC_ISR: ; ADC interrupt service routine mov acc_stack,a ; save ACC to user defined ...
                     ; save ACC to user defined memory
mov a, STATUS
mov status stack,a ; save STATUS to user defined memory
mov a, SADOL ; read low byte conversion result value
mov SADOL buffer,a ; save result to user defined register
mov a, SADOH ; read high byte conversion result value
mov SADOH buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```

Rev. 1.41 130 November 10, 2023



# **Touch Key Function**

Each device provides multiple touch key functions. The touch key function is fully integrated and requires no external components, allowing touch key functions to be implemented by the simple manipulation of internal registers.

## **Touch Key Structure**

The touch keys are pin-shared with the I/O pins, with the desired function chosen via the corresponding selection register bits. Keys are organised into several groups, with each group known as a module and having a module number, M0 to Mn. Each module is a fully independent set of four Touch Keys and each Touch Key has its own oscillator. Each module contains its own control logic circuits and register set. Examination of the register names will reveal the module number it is referring to.

Device	Total Key Number	Touch Ke	y Module	Touch Key
BS86C08C	8	Mn	M0	KEY1~KEY4
B360C06C	0	(n=0~1)	M1	KEY5~KEY8
			M0	KEY1~KEY4
BS86D12C	12	Mn (n=0~2)	M1	KEY5~KEY8
		(11 0 2)	M2	KEY9~KEY12
			M0	KEY1~KEY4
BS86E16C	16	Mn	M1	KEY5~KEY8
D300E10C	10	(n=0~3)	M2	KEY9~KEY12
			M3	KEY13~KEY16
			M0	KEY1~KEY4
			M1	KEY5~KEY8
BS86D20C	20	Mn (n=0~4)	M2	KEY9~KEY12
		(11-0 -4)	M3	KEY13~KEY16
			M4	KEY17~KEY20

**Touch Key Structure** 

# **Touch Key Register Definition**

Each touch key module, which contains four touch key functions, has its own suite registers. The following table shows the register set for each touch key module. The Mn within the register name refers to the Touch Key module number. The series of devices has up to five Touch Key Modules dependent upon the selected device.

Register Name	Description
TKTMR	Touch key time slot 8-bit counter preload register
TKC0	Touch key function Control register 0
TKC1	Touch key function Control register 1
TK16DL	Touch key function 16-bit counter low byte
TK16DH	Touch key function 16-bit counter high byte
TKMn16DL	Touch key module n 16-bit C/F counter low byte
TKMn16DH	Touch key module n 16-bit C/F counter high byte
TKMnROL	Touch key module n reference oscillator capacitor select low byte
TKMnROH	Touch key module n reference oscillator capacitor select high byte
TKMnC0	Touch key module n Control register 0
TKMnC1	Touch key module n Control register 1

Touch Key Function Register Definition (n=0~4)

Rev. 1.41 131 November 10, 2023



Register				В	it			
Name	7	6	5	4	3	2	1	0
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0
TKC0	_	TKRCOV	TKST	TKCFOV	TK16OV	TSCS	TK16S1	TK16S0
TKC1	_	_	_	_	_	_	TKFS1	TKFS0
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKMn16DL	D7	D6	D5	D4	D3	D2	D1	D0
TKMn16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKMnROL	D7	D6	D5	D4	D3	D2	D1	D0
TKMnROH	_	_	_	_	_	_	D9	D8
TKMnC0	MnMXS1	MnMXS0	MnDFEN	MnFILEN	MnSOFC	MnSOF2	MnSOF1	MnSOF0
TKMnC1	TKMnC1 MnTSS —		MnROEN	MnKOEN	MnK4IO	MnK3IO	MnK2IO	MnK1IO

Touch Key Function Register List (n=0~4)

## • TKTMR Register

Bit	7	7 6 5		4	3	2	1	0
Name	ne D7 D6		D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Touch key time slot 8-bit counter preload register

The touch key time slot counter preload register is used to determine the touch key time slot overflow time. The time slot unit period is obtained by a 5-bit counter and equal to 32 time slot clock cycles. Therefore, the time slot counter overflow time is equal to the following equation shown.

Time slot counter overflow time= $(256-TKTMR[7:0])\times 32\ t_{TSC}$ , where  $t_{TSC}$  is the time slot counter clock period.

## TKC0 Register

Bit	7	7 6 5		4	3	2	1	0
Name	— TKRCC		TKRCOV TKST TK		TK16OV	TSCS	TK16S1	TK16S0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R
POR	OR — 0		0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 TKRCOV: Touch key time slot counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit can be accessed by application program. When this bit is set by touch key time slot counter overflow, the corresponding touch key interrupt request flag will be set. However, if this bit is set by application program, the touch key interrupt request flag will not be affected. Therefore, this bit cannot be set by application program but must be cleared to 0 by application program.

If the module 0 or all module time slot counter, selected by the TSCS bit, overflows, the TKRCOV bit and the Touch Key Interrupt request flag, TKMF, will be set and all module key oscillators and reference oscillators will automatically stop. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.

Rev. 1.41 132 November 10, 2023



Bit 5 TKST: Touch key detection Start control

0: Stopped or no operation

 $0 \rightarrow 1$ : Start detection

In all modules the touch key module 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.

Bit 4 TKCFOV: Touch key module 16-bit C/F counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key module 16-bit C/F counter overflow and must be cleared to 0 by application programs.

Bit 3 **TK16OV**: Touch key function 16-bit counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key function 16-bit counter overflow and must be cleared to 0 by application programs.

Bit 2 TSCS: Touch key time slot counter select

0: Each touch key module uses its own time slot counter

1: All touch key modules use Module 0 time slot counter

Bit 1~0 TK16S1~TK16S0: Touch key function 16-bit counter clock source select

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/2 10: f<sub>SYS</sub>/4 11: f<sub>SYS</sub>/8

## TKC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	TKFS1	TKFS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	1	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TKFS1~TKFS0: Touch Key oscillator and Reference oscillator frequency select

00: 1MHz 01: 3MHz 10: 7MHz 11: 11MHz

## • TK16DH/TK16DL - Touch Key Function 16-bit Counter Register Pair

Register				TK16	DH	TK16DL										
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key function 16-bit counter value. This 16-bit counter can be used to calibrate the reference or key oscillator frequency. When the touch key time slot counter overflows, this 16-bit counter will be stopped and the counter content will be unchanged. This register pair will be cleared to zero when the TKST bit is set low.

Rev. 1.41 133 November 10, 2023



## • TKMn16DH/TKMn16DL - Touch Key Module n 16-bit C/F Counter Register Pair

Register				TKMn	16DH	ı			TKMn16DL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n 16-bit C/F counter value. This 16-bit C/F counter will be stopped and the counter content will be kept unchanged when the touch key time slot counter overflows. This register pair will be cleared to zero when the TKST bit is set low.

# • TKMnROH/TKMnROL – Touch Key Module n Reference Oscillator Capacitor Select Register Pair

Register	er TKMnROH						TKMnROL									
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	_	_	_	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n reference oscillator capacitor value. The reference oscillator internal capacitor value=(TKMnRO[9:0]×50pF)/1024.

# • TKMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	MnMXS1	MnMXS0	MnDFEN	MnFILEN	MnSOFC	MnSOF2	MnSOF1	MnSOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 MnMXS1~MnMXS0: Multiplexer Key Select

Bit		Touch K	Cey Module	Number	
MnMXS[1:0]	МО	M1	M2	М3	M4
00	KEY1	KEY5	KEY9	KEY13	KEY17
01	KEY2	KEY6	KEY10	KEY14	KEY18
10	KEY3	KEY7	KEY11	KEY15	KEY19
11	KEY4	KEY8	KEY12	KEY16	KEY20
BS86C08C	$\sqrt{}$	√	_	_	_
BS86D12C	V	√	√	_	_
BS86E16C	√	√	√	√	_
BS86D20C	V	V	√	V	V

Bit 5 MnDFEN: Touch key module n multi-frequency control

0: Disable

1: Enable

This bit is used to control the touch key oscillator frequency doubling function. When this bit is set to 1, the key oscillator frequency will be doubled.

Bit 4 MnFILEN: Touch key module n filter function control

0: Disable 1: Enable

Bit 3 MnSOFC: Touch key module n C-to-F oscillator frequency hopping function control select

0: Controlled by the MnSOF2~MnSOF0

1: Controlled by hardware circuit

Rev. 1.41 134 November 10, 2023



This bit is used to select the touch key oscillator frequency hopping function control method. When this bit is set to 1, the key oscillator frequency hopping function is controlled by the hardware circuit regardless of the MnSOF2~MnSOF0 bits value.

Bit 2~0 MnSOF2~MnSOF0: Touch key module n Reference and Key oscillators hopping frequency select (MnSOFC=0)

000: 1.020MHz 001: 1.040MHz 010: 1.059MHz 011: 1.074MHz 100: 1.085MHz 101: 1.099MHz 110: 1.111MHz 111: 1.125MHz

These bits are used to select the touch key oscillator frequency for the hopping function. Note that these bits are only available when the MnSOFC bit is cleared to 0. The frequency mentioned here will be changed when the external or internal capacitor is with different values. If the touch key operates at 1MHz frequency, users can adjust the frequency in scale when any other frequency is selected.

## TKMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	MnTSS	_	MnROEN	MnKOEN	MnK4IO	MnK3IO	MnK2IO	MnK1IO
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	_	0	0	0	0	0	0

Bit 7 MnTSS: Touch key module n time slot counter clock source select

0: Touch key module n reference oscillator

1: f<sub>SYS</sub>/4

Bit 6 Unimplemented, read as "0"

Bit 5 MnROEN: Touch key module n Reference oscillator enable control

0: Disable 1: Enable

Bit 4 MnKOEN: Touch key module n Key oscillator enable control

0: Disable 1: Enable

Bit 3 MnK4IO: Touch key module n Key 4 enable control

MnK4IO		Touch Key Module n (Mn)								
WITK4IO	МО	M1	M2	М3	M4					
0: Disable		I/O or other functions								
1: Enable	KEY4	KEY8	KEY12	KEY16	KEY20					
BS86C08C	√	√	_	_	_					
BS86D12C	√	√	<b>√</b>	_	_					
BS86E16C	√	√	$\sqrt{}$	√	_					
BS86D20C	√	√	√	√	√					

## Bit 2 MnK3IO: Touch key module n Key 3 enable control

MnK3IO	Touch Key Module n (Mn)									
WITIKSIO	МО	M1	M2	М3	M4					
0: Disable		I/O or other functions								
1: Enable	KEY3	KEY7	KEY11	KEY15	KEY19					
BS86C08C	√	√	_	_	_					
BS86D12C	√	√	√	_	_					
BS86E16C	√	√	√	√	_					
BS86D20C	√	√	√	√	<b>√</b>					

Rev. 1.41 135 November 10, 2023

Bit 1 MnK2IO: Touch key module n Key 2 enable control


MnK2IO	Touch Key Module n (Mn)								
WITIKZIO	МО	M1	M2	М3	M4				
0: Disable		I/O or other functions							
1: Enable	KEY2	KEY6	KEY10	KEY14	KEY18				
BS86C08C	√	√	_	_	_				
BS86D12C	√	√	√	_	_				
BS86E16C	√	√	√	√	_				
BS86D20C	√	√	√	√	√				

Bit 0 MnK1IO: Touch key module n Key 1 enable control

Makaio	Touch Key Module n (Mn)								
MnK1IO	МО	M1	M2	М3	M4				
0: Disable	I/O or other functions								
1: Enable	KEY1	KEY5	KEY9	KEY13	KEY17				
BS86C08C	√	√	_	_	_				
BS86D12C	√	√	√	_	_				
BS86E16C	√	√	√	√	_				
BS86D20C	√	√	√	√	√				

## **Touch Key Operation**

When a finger touches or is in proximity to a touch pad, the capacitance of the pad will increase. By using this capacitance variation to change slightly the frequency of the internal sense oscillator, touch actions can be sensed by measuring these frequency changes. Using an internal programmable divider the reference clock is used to generate a fixed time period. By counting a number of generated clock cycles from the sense oscillator during this fixed time period touch key actions can be determined.



**Touch Key Scan Mode Timing Diagram** 

Each touch key module contains four touch key inputs which are shared with logical I/O pins, and the desired function is selected using register bits. Each touch key has its own independent sense oscillator. Therefore, there are four sense oscillators within each touch key module.

Rev. 1.41 136 November 10, 2023



During this reference clock fixed interval, the number of clock cycles generated by the sense oscillator is measured, and it is this value that is used to determine if a touch action has been made or not. At the end of the fixed reference clock time interval a Touch Key interrupt signal will be generated.

Using the TSCS bit in the TKC0 register can select the module 0 time slot counter as the time slot counter for all modules. All modules use the same started signal, TKST, in the TKC0 register. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter in all modules will be automatically cleared when the TKST bit is cleared to zero, but the 8-bit programmable time slot counter will not be cleared. The overflow time is setup by user. When the TKST bit changes from low to high, the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched on.

The key oscillator and reference oscillator in all modules will be automatically stopped and the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched off when the time slot counter overflows. The clock source for the time slot counter is sourced from the reference oscillator or  $f_{SYS}/4$  which is selected using the MnTSS bit in the TKMnC1 register. The reference oscillator and key oscillator will be enabled by setting the MnROEN bit and MnKOEN bits in the TKMnC1 register.

When the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled.

Each touch key module consists of four touch keys, KEY1~KEY4 are contained in module 0, KEY5~KEY8 are contained in module 1, KEY9~KEY12 are contained in module 2, etc. Each touch key module has an identical structure.

## **Touch Key Interrupt**

The touch key only has single interrupt, when the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled. The 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter in all modules will be automatically cleared. More details regarding the touch key interrupt is located in the interrupt section of the datasheet.

## **Programming Considerations**

After the relevant registers are setup, the touch key detection process is initiated by changing the TKST bit from low to high. This will enable and synchronise all relevant oscillators. The TKRCOV flag which is the time slot counter flag will go high when the counter overflows. When this happens an interrupt signal will be generated. As the TKRCOV flag will not be automatically cleared, it has to be cleared by the application program.

The TKCFOV flag which is the 16-bit C/F counter overflow flag will go high when any of the Touch Key Module 16-bit C/F counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

The TK16OV flag which is the 16-bit counter overflow flag will go high when the 16-bit counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.


When the external touch key size and layout are defined, their related capacitances will then determine the sensor oscillator frequency.

Rev. 1.41 137 November 10, 2023



# I<sup>2</sup>C Interface - BS86C08C/BS86D12C/BS86E16C

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I<sup>2</sup>C Master Slave Bus Connection

## I<sup>2</sup>C Interface Operation


The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data. However, it is the master device that has overall control of the bus. For these devices, which only operate in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. It is suggested that the device shall not enter the IDLE or SLEEP mode during the I<sup>2</sup>C communication is in progress. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register.



Rev. 1.41 138 November 10, 2023





I<sup>2</sup>C Interface Operation

The IICDEB1 and IICDEB0 bits determine the debounce time of the  $I^2C$  interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required  $I^2C$  data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the  $I^2C$  debounce time. For either the  $I^2C$  Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	f <sub>SYS</sub> > 2MHz	f <sub>SYS</sub> > 5MHz
2 system clock debounce	f <sub>SYS</sub> > 4MHz	f <sub>SYS</sub> > 10MHz
4 system clock debounce	f <sub>SYS</sub> > 8MHz	f <sub>SYS</sub> > 20MHz

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency Requirements

# I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, IICC0, IICC1 and IICTOC, one address register IICA and one data register, IICD.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
IICC0	_	_	_	_	IICDEB1	IICDEB0	IICEN	_		
IICC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK		
IICD	D7	D6	D5	D4	D3	D2	D1	D0		
IICA	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	_		
IICTOC	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0		

I<sup>2</sup>C Register List

# I<sup>2</sup>C Data Register

The IICD register is used to store the data being transmitted and received. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the IICD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the IICD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the IICD register.

Rev. 1.41 139 November 10, 2023



## IICD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	х	Х	Х	Х	Х	Х

"x": unknown

Bit  $7 \sim 0$  **D7\simD0**: I<sup>2</sup>C data register bit  $7 \sim$  bit 0

#### I<sup>2</sup>C Address Register

The IICA register is the location where the 7-bit slave address of the slave device is stored. Bits 7~1 of the IICA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the IICA register, the slave device will be selected.

## • IICA Register

Bit	7	6	5	4	3	2	1	0
Name	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	0	0	0	0	0	0	0	_

Bit 7~1 **IICA6~IICA0**: I<sup>2</sup>C slave address

IICA6~IICA0 is the I<sup>2</sup>C slave address bit  $6 \sim$  bit 0.

Bit 0 Unimplemented, read as "0"

## I<sup>2</sup>C Control Registers

There are three control registers for the  $I^2C$  interface, IICC0, IICC1 and IICTOC. The IICC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The IICC1 register contains the relevant flags which are used to indicate the  $I^2C$  communication status. Another register, IICTOC, is used to control the  $I^2C$  time-out function and is described in the corresponding section.

## IICC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	IICDEB1	IICDEB0	IICEN	_
R/W	_	_	_	_	R/W	R/W	R/W	_
POR	_	_	_	_	0	0	0	_

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 IICDEB1~IICDEB0: I<sup>2</sup>C Debounce Time Selection

00: No debounce

01: 2 system clock debounce 1x: 4 system clock debounce

Note that the  $I^2C$  debounce circuit will operate normally if the system clock,  $f_{\rm SYS}$ , is derived from the  $f_H$  clock or the IAMWU bit is equal to 0. Otherwise, the debounce circuit will have no effect and be bypassed.

Bit 1 IICEN: I<sup>2</sup>C Enable Control

0: Disable 1: Enable

The bit is the overall on/off control for the I<sup>2</sup>C interface. When the IICEN bit is cleared to zero to disable the I<sup>2</sup>C interface, the SDA and SCL lines will lose their I<sup>2</sup>C function and the I<sup>2</sup>C operating current will be reduced to a minimum value. When the bit is high the I<sup>2</sup>C interface is enabled. The I<sup>2</sup>C configuration option must have first enabled the I<sup>2</sup>C interface for this bit to be effective. If the IICEN bit changes from low to high,

Rev. 1.41 140 November 10, 2023



the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 Unimplemented, read as "0"

#### IICC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I<sup>2</sup>C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 HAAS: I<sup>2</sup>C Bus address match flag

0: Not address match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I<sup>2</sup>C Bus busy flag

0: I2C Bus is not busy

1: I<sup>2</sup>C Bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I<sup>2</sup>C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter

Bit 3 TXAK: I<sup>2</sup>C Bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I<sup>2</sup>C Slave Read/Write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I<sup>2</sup>C Address Match Wake-up control

0: Disable

1: Enable

This bit should be set to 1 to enable the I<sup>2</sup>C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Rev. 1.41 141 November 10, 2023



Bit 0 **RXAK**: I<sup>2</sup>C Bus Receive acknowledge flag

0: Slave receive acknowledge flag


1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus.

#### I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the IICC1 register will be set and an I<sup>2</sup>C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and IICTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

- Step 1
   Set the IICEN bit in the IICC0 register to "1" to enable the I<sup>2</sup>C bus.
- Step 2
   Write the slave address of the device to the I<sup>2</sup>C bus address register IICA.
- Step 3
   Set the IICE interrupt enable bit of the interrupt control register to enable the I<sup>2</sup>C interrupt.



I<sup>2</sup>C Bus Initialisation Flowchart

Rev. 1.41 142 November 10, 2023



#### I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

## I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the IICC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and IICTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

#### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the IICC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.

## I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the IICC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the IICC1 register should be set to "0".


#### I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the IICD register.

Rev. 1.41 143 November 10, 2023


If setup as a transmitter, the slave device must first write the data to be transmitted into the IICD register. If setup as a receiver, the slave device must read the transmitted data from the IICD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the IICC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



I<sup>2</sup>C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.




I<sup>2</sup>C Bus ISR Flowchart

Rev. 1.41 November 10, 2023



## I<sup>2</sup>C Time-out Control

In order to reduce the problem of I<sup>2</sup>C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I<sup>2</sup>C is not received for a while, then the I<sup>2</sup>C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I<sup>2</sup>C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the IICTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C "STOP" condition occurs.



When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the IICTOEN bit will be cleared to zero and the IICTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I<sup>2</sup>C interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
IICD, IICA, IICC0	No change
IICC1	Reset to POR condition

I<sup>2</sup>C Registers after Time-out

The IICTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using IICTOS bit field in the IICTOC register. The time-out time is given by the formula:  $((1\sim64)\times32)/f_{SUB}$ . This gives a time-out period which ranges from about 1ms to 64ms.

## IICTOC Register

Bit	7	6	5	4	3	2	1	0
Name	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **IICTOEN**: I<sup>2</sup>C Time-out control

0: Disable 1: Enable

Bit 6 **IICTOF**: I<sup>2</sup>C Time-out flag

0: No time-out occurred
1: Time-out occurred

Bit 5~0 IICTOS5~IICTOS0: I<sup>2</sup>C Time-out period selection

I<sup>2</sup>C time-out clock source is f<sub>SUB</sub>/32.

 $I^2C$  time-out time is equal to (IICTOS[5:0]+1)×(32/ $f_{SUB}$ ).

Rev. 1.41 145 November 10, 2023

## Serial Interface Module - SIM - BS86D20C

The BS86D20C device contains a Serial Interface Module, which includes both the four line SPI interface and the two line I<sup>2</sup>C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I<sup>2</sup>C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins therefore the SIM interface function must first be selected using the SIMEN bit in the SIMC0 register. As both interface types share the same pins and registers, the choice of whether the SPI or I<sup>2</sup>C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O are selected using pull-high control registers when the SIM function is enabled and the corresponding pins are used as SIM input pins.


#### **SPI Interface**

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one  $\overline{SCS}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

#### **SPI Interface Operation**

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I<sup>2</sup>C function pins, the SPI interface pins must first be selected by setting the correct bits in the SIMC0 and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to 1 to enable  $\overline{SCS}$  pin function, set CSEN bit to 0 the  $\overline{SCS}$  pin will be floating state.



**SPI Master/Slave Connection** 


The SPI function in the device offers the following features:

- · Full duplex synchronous data transfer
- Both Master and Slave modes
- · LSB first or MSB first data transmission modes
- · Transmission complete flag
- · Rising or falling active clock edge

Rev. 1.41 146 November 10, 2023



The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



## **SPI Registers**

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF			
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF			
SIMD	D7	D6	D5	D4	D3	D2	D1	D0			

**SPI Register List** 

## **SPI Data Register**

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

### SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit  $7\sim 0$  **D7\simD0**: SIM data register bit  $7\sim$  bit 0

Rev. 1.41 147 November 10, 2023



## **SPI Control Registers**

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I<sup>2</sup>C function. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

#### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4 001: SPI master mode; SPI clock is f<sub>SYS</sub>/16 010: SPI master mode; SPI clock is f<sub>SYS</sub>/64 011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is PTM0 CCRP match frequency/2

101: SPI slave mode 110: I<sup>2</sup>C slave mode 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the  $I^2C$  or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM0 and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 Unimplemented, read as "0"

Bit 3~2 **SIMDEB1~SIMDEB0**: I<sup>2</sup>C Debounce Time Selection

These bits are only available when the SIM is configured to operate in the I<sup>2</sup>C mode. Refer to the I<sup>2</sup>C register section.

Bit 1 SIMEN: SIM Enable Control

0: Disable 1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and  $\overline{SCS}$ , or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI Incomplete Flag

0: SIM SPI incomplete condition is not occurred

1: SIM SPI incomplete condition is occurred

This bit is only available when the SIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the  $\overline{SCS}$  line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set to 1 together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.

Rev. 1.41 148 November 10, 2023



#### SIMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **D7~D6**: Undefined bits

These bits can be read or written by the application program.

Bit 5 **CKPOLB**: SPI clock line base condition selection

0: The SCK line will be high when the clock is inactive

1: The SCK line will be low when the clock is inactive

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

Bit 4 CKEG: SPI SCK clock active edge type selection

CKPOLB=0

0: SCK is high base level and data capture at SCK rising edge

1: SCK is high base level and data capture at SCK falling edge

CKPOLB=1

0: SCK is low base level and data capture at SCK falling edge

1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.

Bit 3 MLS: SPI data shift order

0: LSB first

1: MSB first

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

Bit 2 CSEN: SPI SCS pin control

0: Disable

1: Enable

The CSEN bit is used as an enable/disable for the  $\overline{SCS}$  pin. If this bit is low, then the  $\overline{SCS}$  pin will be disabled and placed into a floating condition. If the bit is high the  $\overline{SCS}$  pin will be enabled and used as a select pin.

Bit 1 WCOL: SPI write collision flag

0: No collision

1: Collision

The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program.

Bit 0 TRF: SPI Transmit/Receive complete flag

0: SPI data is being transferred


1: SPI data transmission is completed

The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must set to "0" by the application program. It can be used to generate an interrupt.

#### **SPI Communication**


After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an SCS signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in certain IDLE Modes if the clock source used by the SPI interface is still active.




Rev. 1.41 150 November 10, 2023





Note: For SPI slave mode, if SIMEN=1 and CSEN=0, SPI is always enabled and ignores the SCS level.

## SPI Slave Mode Timing - CKEG=1



**SPI Transfer Control Flowchart** 

Rev. 1.41 151 November 10, 2023



#### SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and SCS=0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and  $\overline{SCS}$  can become I/O pins or other pin-shared functions using the corresponding control bits.

### **SPI Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit and the SIMEN bit in the SIMC0 are set high, this will place the SDI line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and  $\overline{SCS}$ , SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

## **Master Mode**

- Step 1
   Select the SPI Master mode and clock source using the SIM2~SIM0 bits in the SIMC0 control register.
- Step 2
   Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting
  must be the same with the Slave devices.
- Step 3
   Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.
- Step 4
   For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and SDO lines to output the data. After this, go to step 5.

   For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.
- Step 5
   Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6
   Check the TRF bit or wait for a SPI serial bus interrupt.
- Step /
  Read data from the SIMD register.

Rev. 1.41 152 November 10, 2023



- Step 8
  - Clear TRF.
- Step 9
  Go to step 4.

#### Slave Mode

- Step 1
  - Select the SPI Slave mode using the SIM2~SIM0 bits in the SIMC0 control register
- Step 2
- Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.
- Step 3
  Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.
  - Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{SCS}$  signal. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.


- Step 5
   Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6
   Check the TRF bit or wait for a SPI serial bus interrupt.
- Step 7
  Read data from the SIMD register.
- Step 8 Clear TRF.
- Step 9
  Go to step 4.

#### **Error Detection**

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

## I<sup>2</sup>C Interface

The 1<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I<sup>2</sup>C Master Slave Bus Connection

## I<sup>2</sup>C Interface Operation


The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. It is suggested that the device shall not enter the IDLE or SLEEP mode during the I<sup>2</sup>C communication is in progress. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register.



Rev. 1.41 154 November 10, 2023





I<sup>2</sup>C Interface Operation

The SIMDEB1 and SIMDEB0 bits determine the debounce time of the  $I^2C$  interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required  $I^2C$  data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the  $I^2C$  debounce time. For either the  $I^2C$  Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	f <sub>SYS</sub> > 2MHz	f <sub>SYS</sub> > 5MHz
2 system clock debounce	f <sub>SYS</sub> > 4MHz	f <sub>SYS</sub> > 10MHz
4 system clock debounce	f <sub>SYS</sub> > 8MHz	f <sub>SYS</sub> > 20MHz

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency Requirements

## I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD.

Register								
Name	7	6	5	4	3	2	1	0
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
SIMD	D7	D6	D5	D4	D3	D2	D1	D0
SIMA	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0

I<sup>2</sup>C Register List

## I<sup>2</sup>C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.

Rev. 1.41 155 November 10, 2023



## SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM data register bit  $7 \sim$  bit 0

#### I<sup>2</sup>C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits 7~1 of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

#### SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 **SIMA6~SIMA0**: I<sup>2</sup>C slave address

SIMA6~SIMA0 is the I<sup>2</sup>C slave address bit  $6 \sim$  bit 0.

Bit 0 **D0**: Reserved bit, can be read or written by application program

### I<sup>2</sup>C Control Registers

There are three control registers for the I<sup>2</sup>C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C communication status. Another register, SIMTOC, is used to control the I<sup>2</sup>C time-out function and is described in the corresponding section.

## SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4 001: SPI master mode; SPI clock is f<sub>SYS</sub>/16 010: SPI master mode; SPI clock is f<sub>SYS</sub>/64

011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is PTM0 CCRP match frequency/2

101: SPI slave mode 110: I<sup>2</sup>C slave mode 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the  $I^2C$  or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM0 and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Rev. 1.41 156 November 10, 2023



Bit 4 Unimplemented, read as "0"

Bit 3~2 **SIMDEB1~SIMDEB0**: I<sup>2</sup>C Debounce Time Selection

00: No debounce

01: 2 system clock debounce 1x: 4 system clock debounce

These bits are used to select the I<sup>2</sup>C debounce time when the SIM is configured as the I<sup>2</sup>C interface function by setting the SIM2~SIM0 bits to "110".

Bit 1 SIMEN: SIM Enable Control

0: Disable 1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and  $\overline{SCS}$ , or SDA and SCL lines will lose their SPI or I²C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI Incomplete Flag

This bit is only available when the SIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

## SIMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I<sup>2</sup>C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 HAAS: I<sup>2</sup>C Bus address match flag

0: Not address match 1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I<sup>2</sup>C Bus busy flag

0: I<sup>2</sup>C Bus is not busy

1: I2C Bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I<sup>2</sup>C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter



Bit 3 TXAK: I<sup>2</sup>C Bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I<sup>2</sup>C Slave Read/Write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I<sup>2</sup>C Address Match Wake-up control

0: Disable 1: Enable

This bit should be set to 1 to enable the I<sup>2</sup>C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Bit 0 **RXAK**: I<sup>2</sup>C Bus Receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus.

#### I<sup>2</sup>C Bus Communication


Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an I<sup>2</sup>C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

Set the SIM2~SIM0 and SIMEN bits in the SIMC0 register to "110" and "1" respectively to enable the I<sup>2</sup>C bus.

Rev. 1.41 158 November 10, 2023



- Step 2
   Write the slave address of the device to the I<sup>2</sup>C bus address register SIMA.
- Step 3
   Set the SIME interrupt enable bit of the interrupt control register to enable the SIM interrupt.



I<sup>2</sup>C Bus Initialisation Flow Chart

# I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

#### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

Rev. 1.41 159 November 10, 2023



#### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.

#### I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".


### I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.


Rev. 1.41 160 November 10, 2023





I<sup>2</sup>C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.




I<sup>2</sup>C Bus ISR Flow Chart

Rev. 1.41 161 November 10, 2023

## I<sup>2</sup>C Time-out Control

In order to reduce the problem of I<sup>2</sup>C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I<sup>2</sup>C is not received for a while, then the I<sup>2</sup>C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I<sup>2</sup>C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C "STOP" condition occurs.



When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I<sup>2</sup>C interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

I<sup>2</sup>C Registers after Time-out

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula:  $((1\sim64)\times32)/f_{SUB}$ . This gives a time-out period which ranges from about 1ms to 64ms.

## SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **SIMTOEN**: SIM I<sup>2</sup>C Time-out control

0: Disable 1: Enable

Bit 6 **SIMTOF**: SIM I<sup>2</sup>C Time-out flag

0: No time-out occurred
1: Time-out occurred

Bit 5~0 **SIMTOS5~SIMTOS0**: SIM I<sup>2</sup>C Time-out period selection

I<sup>2</sup>C time-out clock source is f<sub>SUB</sub>/32.

 $I^2C$  time-out time is equal to (SIMTOS[5:0]+1)×(32/ $f_{SUB}$ ).

Rev. 1.41 162 November 10, 2023




## **UART Interfaces**

These devices contain up to two integrated full-duplex asynchronous serial communications UART interfaces that enable communication with external devices that contain a serial interface. Each UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. Each UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

Device	UART
BS86C08C	
BS86D12C	UART0
BS86D20C	
BS86E16C	UART0, UART1

The integrated UART functions contain the following features:

- Full-duplex, asynchronous communication
- 8 or 9 bits character length
- · Even, odd or no parity options
- · One or two stop bits
- Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- RXn pin wake-up function
- · Transmit and receive interrupts
- Interrupts can be initialized by the following conditions:
  - Transmitter Empty
  - Transmitter Idle
  - Receiver Full
  - Receiver Overrun
  - Address Mode Detect



UARTn Data Transfer Block Diagram (n=0~1)

Rev. 1.41 163 November 10, 2023



### **UARTn External Pins**

To communicate with an external serial interface, the internal UARTn has two external pins known as TXn and RXn. The TXn and RXn pins are the UART transmitter and receiver pins respectively. Along with the UARTENn bit, the TXENn and RXENn bits, if set, will setup these pins to their respective TXn output and RXn input conditions and disable any pull-high resistor option which may exist on the TXn pin. However, the pull-high resistor related to the RXn pin is controlled by the corresponding I/O pull-high function control bit. However, the RXn pin function should first be selected by the corresponding pin-shared function control bit, RXnEN, in the IFS2 register before the UARTn function is used. When the TXn or RXn pin function is disabled by clearing the UARTENn, TXENn or RXENn bit, the TXn or RXn pin will be placed into a floating state. At this time whether the internal pull-high resistor is connected to the TXn or RXn pin or not is determined by the corresponding I/O pull-high function control bit.

## **UARTn Data Transfer Scheme**

The above block diagram shows the overall data transfer structure arrangement for the UARTn. The actual data to be transmitted from the MCU is first transferred to the TXR\_RXRn register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TXn pin at a rate controlled by the Baud Rate Generator. Only the TXR\_RXRn register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UARTn is accepted on the external RXn pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR\_RXRn register, where it is buffered and can be manipulated by the application program. Only the TXR\_RXRn register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the TXR\_RXRn register is used for both data transmission and data reception.

#### **UARTh Status and Control Registers**

There are five control registers associated with the UARTn function. The UnSR, UnCR1 and UnCR2 registers control the overall function of the UARTn, while the BRGn register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR RXRn data register.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
UnSR	PERRn	NFn	FERRn	OERRn	RIDLEn	RXIFn	TIDLEn	TXIFn	
UnCR1	UARTENn	BNOn	PRENn	PRTn	STOPSn	TXBRKn	RX8n	TX8n	
UnCR2	TXENn	RXENn	BRGHn	ADDENn	WAKEn	RIEn	TIIEn	TEIEn	
TXR_RXRn	TXRXn7	TXRXn6	TXRXn5	TXRXn4	TXRXn3	TXRXn2	TXRXn1	TXRXn0	
BRGn	BRGn7	BRGn6	BRGn5	BRGn4	BRGn3	BRGn2	BRGn1	BRGn0	

UARTn Register List (n=0~1)

Rev. 1.41 164 November 10, 2023



#### UnSR Register

The UnSR register is the status register for the UARTn, which can be read by the program to determine the present status of the UARTn. All flags within the UnSR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERRn	NFn	FERRn	OERRn	RIDLEn	RXIFn	TIDLEn	TXIFn
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERRn**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERRn flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared by a software sequence which involves a read to the status register UnSR followed by an access to the TXR RXRn data register.

Bit 6 **NFn**: Noise flag

0: No noise is detected

1: Noise is detected

The NFn flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UARTn has detected noise on the receiver input. The NFn flag is set during the same cycle as the RXIFn flag but will not be set in the case of as overrun. The NFn flag can be cleared by a software sequence which will involve a read to the status register UnSR followed by an access to the TXR RXRn data register.

Bit 5 FERRn: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERRn flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register UnSR followed by an access to the TXR\_RXRn data register.

Bit 4 **OERRn**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERRn flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR\_RXRn receive data register. The flag is cleared by a software sequence, which is a read to the status register UnSR followed by an access to the TXR\_RXRn data register.

#### Bit 3 **RIDLEn**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLEn flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLEn bit is "1" indicating that the UARTn receiver is idle and the RXn pin stays in logic high condition.

Rev. 1.41 165 November 10, 2023



Bit 2 RXIFn: Receive TXR RXRn data register status

0: TXR RXRn data register is empty

1: TXR RXRn data register has available data

The RXIFn flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR\_RXRn read data register is empty. When the flag is "1", it indicates that the TXR\_RXRn read data register contains new data. When the contents of the shift register are transferred to the TXR\_RXRn register, an interrupt is generated if RIEn=1 in the UnCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NFn, FERRn, and/or PERRn are set within the same clock cycle. The RXIFn flag will eventually be cleared when the UnSR register is read with RXIFn set, followed by a read from the TXR\_RXR register, and if the TXR\_RXR register has no more new data available.

Bit 1 TIDLEn: Transmission idle

- 0: Data transmission is in progress (Data being transmitted)
- 1: No data transmission is in progress (Transmitter is idle)

The TIDLEn flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIFn flag is "1" and when there is no transmit data or break character being transmitted. When TIDLEn is equal to "1", the TXn pin becomes idle with the pin state in logic high condition. The TIDLEn flag is cleared by reading the UnSR register with TIDLEn set and then writing to the TXR\_RXRn register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0 TXIFn: Transmit TXR RXRn data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR\_RXRn data register is empty)

The TXIFn flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR\_RXRn data register. The TXIFn flag is cleared by reading the UARTn status register (UnSR) with TXIFn set and then writing to the TXR\_RXRn data register. Note that when the TXENn bit is set, the TXIFn flag bit will also be set since the transmit data register is not yet full.

## UnCR1 Register

The UnCR1 register together with the UnCR2 register are the two UARTn control registers that are used to set the various options for the UARTn function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTENn	BNOn	PRENn	PRTn	STOPSn	TXBRKn	RX8n	TX8n
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	Х	0

"x": unknown

Bit 7 UARTENn: UARTn function enable control

0: Disable UARTn. TXn and RXn pins are in a floating state

1: Enable UARTn. TXn and RXn pins function as UARTn pins

The UARTENn bit is the UARTn enable bit. When this bit is equal to "0", the UARTn will be disabled and the RXn pin as well as the TXn pin will be in a floating state. When the bit is equal to "1", the UARTn will be enabled and the TXn and RXn pins will function as defined by the TXENn and RXENn enable control bits.

Rev. 1.41 166 November 10, 2023



When the UARTn is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UARTn is disabled, all error and status flags will be reset. Also the TXENn, RXENn, TXBRKn, RXIFn, OERRn, FERRn, PERRn and NFn bits will be cleared, while the TIDLEn, TXIFn and RIDLEn bits will be set. Other control bits in UnCR1, UnCR2 and BRGn registers will remain unaffected. If the UARTn is active and the UARTENn bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UARTn is re-enabled, it will restart in the same configuration.

Bit 6 **BNOn**: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8n and TX8n will be used to store the 9th bit of the received and transmitted data respectively.

Bit 5 **PRENn**: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.

Bit 4 **PRTn**: Parity type selection bit

0: Even parity for parity generator

1: Odd parity for parity generator

This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.

Bit 3 STOPSn: Number of Stop bits selection

0: One stop bit format is used

1: Two stop bits format is used

This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.

Bit 2 **TXBRKn**: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The TXBRKn bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TXn pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRKn bit is reset.

Bit 1 **RX8n**: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8n. The BNOn bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Bit 0 **TX8n**: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8n. The BNOn bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Rev. 1.41 167 November 10, 2023



#### UnCR2 Register

The UnCR2 register is the second of the two UARTn control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UARTn Transmitter and Receiver as well as enabling the various UARTn interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXENn	RXENn	BRGHn	ADDENn	WAKEn	RIEn	TIIEn	TEIEn
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TXENn: UARTn Transmitter enabled control

0: UARTn transmitter is disabled

1: UARTn transmitter is enabled

The bit named TXENn is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TXn pin will be in a floating state.

If the TXENn bit is equal to "1" and the UARTENn bit is also equal to "1", the transmitter will be enabled and the TXn pin will be controlled by the UARTn. Clearing the TXENn bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TXn pin will be in a floating state

Bit 6 **RXENn**: UARTn Receiver enabled control

0: UARTn receiver is disabled

1: UARTn receiver is enabled

The bit named RXENn is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RXn pin will be in a floating state. If the RXENn bit is equal to "1" and the UARTENn bit is also equal to "1", the receiver will be enabled and the RXn pin will be controlled by the UARTn. Clearing the RXENn bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RXn pin will be in a floating state.

Bit 5 BRGHn: Baud Rate speed selection

0: Low speed baud rate

1: High speed baud rate

The bit named BRGHn selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRGn, controls the Baud Rate of the UARTn. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 ADDENn: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDENn is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to RX7n if BNOn=0 or the 9th bit, which corresponds to RX8n if BNOn=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNOn. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Rev. 1.41 168 November 10, 2023



Bit 3 WAKEn: RXn pin wake-up UARTn function enable control

0: RXn pin wake-up UARTn function is disabled

1: RXn pin wake-up UARTn function is enabled

This bit is used to control the wake-up UARTn function when a falling edge on the RXn pin occurs. Note that this bit is only available when the UARTn clock ( $f_{\rm H}$ ) is switched off. There will be no RXn pin wake-up UARTn function if the UARTn clock ( $f_{\rm H}$ ) exists. If the WAKEn bit is set to 1 as the UARTn clock ( $f_{\rm H}$ ) is switched off, a UARTn wake-up request will be initiated when a falling edge on the RXn pin occurs. When this request happens and the corresponding interrupt is enabled, an RXn pin wake-up UARTn interrupt will be generated to inform the MCU to wake up the UARTn function by switching on the UARTn clock ( $f_{\rm H}$ ) via the application program. Otherwise, the UARTn function cannot resume even if there is a falling edge on the RXn pin when the WAKEn bit is cleared to 0.

Bit 2 RIEn: Receiver interrupt enable control

- 0: Receiver related interrupt is disabled
- 1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERRn or receive data available flag RXIFn is set, the UARTn interrupt request flag will be set. If this bit is equal to "0", the UARTn interrupt request flag will not be influenced by the condition of the OERRn or RXIFn flags.

Bit 1 THEn: Transmitter Idle interrupt enable control

- 0: Transmitter idle interrupt is disabled
- 1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLEn is set, due to a transmitter idle condition, the UARTn interrupt request flag will be set. If this bit is equal to "0", the UARTn interrupt request flag will not be influenced by the condition of the TIDLEn flag.

Bit 0 **TEIEn**: Transmitter Empty interrupt enable control

- 0: Transmitter empty interrupt is disabled
- 1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIFn is set, due to a transmitter empty condition, the UARTn interrupt request flag will be set. If this bit is equal to "0", the UARTn interrupt request flag will not be influenced by the condition of the TXIFn flag.

## • TXR\_RXRn Register

The TXR\_RXRn register is the data register which is used to store the data to be transmitted on the TXn pin or being received from the RXn pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRXn7	TXRXn6	TXRXn5	TXRXn4	TXRXn3	TXRXn2	TXRXn1	TXRXn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7~0 TXRXn7~TXRXn0: UARTn Transmit/Receive Data bit 7 ~ bit 0

Rev. 1.41 169 November 10, 2023



## • BRGn Register

Bit	7	6	5	4	3	2	1	0
Name	BRGn7	BRGn6	BRGn5	BRGn4	BRGn3	BRGn2	BRGn1	BRGn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7~0 BRGn7~BRGn0: Baud Rate values

By programming the BRGHn bit in UnCR2 Register which allows selection of the related formula described above and programming the required value in the BRGn register, the required baud rate can be setup.

Note: Baud rate= $f_H/[64\times(N+1)]$  if BRGHn=0. Baud rate= $f_H/[16\times(N+1)]$  if BRGHn=1.

#### **Baud Rate Generator**

To setup the speed of the serial data communication, the UARTn function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRGn and the second is the value of the BRGHn bit with the control register UnCR2. The BRGHn bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRGn register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRGn register and has a range of between 0 and 255.

UnCR2 BRGHn Bit	0	1
Baud Rate (BR)	f <sub>H</sub> /[64 (N+1)]	f <sub>H</sub> /[16 (N+1)]

By programming the BRGHn bit which allows selection of the related formula and programming the required value in the BRGn register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRGn register, there will be an error associated between the actual and requested value. The following example shows how the BRGn register value N and the error value can be calculated.

## Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with BRGHn cleared to zero determine the BRGn register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired band rate  $BR=f_H/[64 (N+1)]$ 

Re-arranging this equation gives  $N=[f_H/(BR\times64)] - 1$ 

Giving a value for  $N=[4000000/(4800\times64)] - 1=12.0208$ 

To obtain the closest value, a decimal value of 12 should be placed into the BRGn register. This gives an actual or calculated baud rate value of  $BR=4000000/[64\times(12+1)]=4808$ 

Therefore the error is equal to (4808 - 4800)/4800=0.16%

# **UARTn Setup and Control**

For data transfer, the UARTn function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UARTn hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNOn, PRTn, PRENn, and STOPSn

Rev. 1.41 170 November 10, 2023



bits in the UnCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UARTn transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

### **Enabling/Disabling the UARTn Interface**

The basic on/off function of the internal UARTn function is controlled using the UARTENn bit in the UnCR1 register. If the UARTENn, TXENn and RXENn bits are set, then these two UARTn pins will act as normal TXn output pin and RXn input pin respectively. If no data is being transmitted on the TXn pin, then it will default to a logic high value.

Clearing the UARTENn bit will disable the TXn and RXn pins and allow these two pins to be in a floating state. When the UARTn function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UARTn will also reset the error and status flags with bits TXENn, RXENn, TXBRKn, RXIFn, OERRn, FERRn, PERRn and NFn being cleared while bits TIDLEn, TXIFn and RIDLEn will be set. The remaining control bits in the UnCR1, UnCR2 and BRGn registers will remain unaffected. If the UARTENn bit in the UnCR1 register is cleared while the UARTn is active, then all pending transmissions and receptions will be immediately suspended and the UARTn will be reset to a condition as defined above. If the UARTn is then subsequently re-enabled, it will restart again in the same configuration.


#### Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UnCR1 register. The BNOn bit controls the number of data bits which can be set to either 8 or 9, the PRTn bit controls the choice of odd or even parity, the PRENn bit controls the parity on/off function and the STOPSn bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit			
Example of 8-	Example of 8-bit Data Formats						
1	8	0	0	1			
1	7	0	1	1			
1	7	1	0	1			
Example of 9-	bit Data Format	S					
1	9	0	0	1			
1	8	0	1	1			
1	8	1	0	1			

**Transmitter Receiver Data Format** 

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



Rev. 1.41 171 November 10, 2023



## **UARTn Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the BNOn bit in the UnCR1 register. When BNOn bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8n bit in the UnCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSRn, whose data is obtained from the transmit data register, which is known as the TXR RXRn register. The data to be transmitted is loaded into this TXR RXRn register by the application program. The TSRn register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSRn can then be loaded with new data from the TXR\_RXRn register, if it is available. It should be noted that the TSRn register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXENn bit is set, but the data will not be transmitted until the TXR RXRn register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXRn register, after which the TXENn bit can be set. When a transmission of data begins, the TSRn is normally empty, in which case a transfer to the TXR RXRn register will result in an immediate transfer to the TSRn. If during a transmission the TXENn bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TXn output pin can then be in a floating state.

#### **Transmitting Data**

When the UARTn is transmitting data, the data is shifted on the TXn pin from the shift register, with the least significant bit first. In the transmit mode, the TXR\_RXRn register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8n bit in the UnCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNOn, PRTn, PRENn and STOPSn bits to define the required word length, parity type and number of stop bits.
- Setup the BRGn register to select the desired baud rate.
- Set the TXENn bit to ensure that the TXn pin is used as a UARTn transmitter pin.
- Access the UnSR register and write the data that is to be transmitted into the TXR\_RXRn register. Note that this step will clear the TXIFn bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIFn=0, data will be inhibited from being written to the TXR\_RXRn register. Clearing the TXIFn flag is always achieved using the following software sequence:

- 1. A UnSR register access
- 2. A TXR RXRn register write execution

The read-only TXIFn flag is set by the UARTn hardware and if set indicates that the TXR\_RXRn register is empty and that other data can now be written into the TXR\_RXRn register without overwriting the previous data. If the TEIEn bit is set then the TXIFn flag will generate an interrupt.

During a data transmission, a write instruction to the TXR\_RXRn register will place the data into the TXR\_RXRn register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR\_RXRn register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIFn bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLEn bit will be set. To clear the TIDLEn bit the following software sequence is used:

Rev. 1.41 172 November 10, 2023



- 1. A UnSR register access
- 2. A TXR RXRn register write execution

Note that both the TXIFn and TIDLEn bits are cleared by the same software sequence.

#### **Transmit Break**

If the TXBRKn bit is set and the state keeps for a time greater than [(BRGn+1)×t<sub>H</sub>] while TIDLEn=1 then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRKn bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRKn bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRKn bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

#### **UARTn Receiver**

The UARTn is capable of receiving word lengths of either 8 or 9 bits. If the BNOn bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8n bit of the UnCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSRn. The data which is received on the RXn external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RXn pin is sampled for the stop bit, the received data in RSRn is transferred to the receive data register, if the register is empty. The data which is received on the external RXn input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RXn pin. It should be noted that the RSRn register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

## **Receiving Data**

When the UARTn receiver is receiving data, the data is serially shifted in on the external RXn input pin, LSB first. In the read mode, the TXR\_RXRn register forms a buffer between the internal bus and the receiver shift register. The TXR\_RXRn register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from TXR\_RXRn before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error OERRn will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNOn, PRTn and PRENn bits to define the word length, parity type.
- Setup the BRGn register to select the desired baud rate.
- Set the RXENn bit to ensure that the RXn pin is used as a UARTn receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIFn bit in the UnSR register will be set when the TXR\_RXRn register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the TXR\_RXRn register, then if the RIEn bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

Rev. 1.41 173 November 10, 2023



The RXIFn bit can be cleared using the following software sequence:

- 1. A UnSR register access
- 2. A TXR RXRn register read execution

#### **Receive Break**

Any break character received by the UARTn will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNOn bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNOn plus one stop bit. The RXIFn bit is set, FERRn is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLEn bit is set. A break is regarded as a character that contains only zeros with the FERRn flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERRn flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLEn read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UARTn registers will result in the following:

- The framing error flag, FERRn, will be set.
- The receive data register, TXR RXRn, will be cleared.
- The OERRn, NFn, PERRn, RIDLEn or RXIFn flags will possibly be set.

#### **Idle Status**

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the UnSR register, otherwise known as the RIDLEn flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLEn flag will have a high value, which indicates the receiver is in an idle condition.

## **Receiver Interrupt**

The read only receive interrupt flag RXIFn in the UnSR register is set by an edge generated by the receiver. An interrupt is generated if RIEn=1, when a word is transferred from the Receive Shift Register, RSRn, to the Receive Data Register, TXR\_RXRn. An overrun error can also generate an interrupt if RIEn=1.

## **Managing Receiver Errors**

Several types of reception errors can occur within the UARTn module, the following section describes the various types and how they are managed by the UARTn.

#### Overrun Error - OERRn

The TXR\_RXRn register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the TXR\_RXRn register. If this is not done, the overrun error flag OERRn will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERRn flag in the UnSR register will be set.
- The TXR RXRn contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIEn bit is set.

The OERRn flag can be cleared by an access to the UnSR register followed by a read to the TXR\_RXRn register.

Rev. 1.41 174 November 10, 2023



#### Noise Error - NFn

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NFn, in the UnSR register will be set on the rising edge of the RXIFn bit.
- Data will be transferred from the Shift register to the TXR RXRn register.
- No interrupt will be generated. However this bit rises at the same time as the RXIFn bit which
  itself generates an interrupt.

Note that the NFn flag is reset by an UnSR register read operation followed by a TXR\_RXRn register read operation.

## Framing Error - FERRn

The read only framing error flag, FERRn, in the UnSR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERRn flag will be set. The FERRn flag and the received data will be recorded in the UnSR and TXR\_RXRn registers respectively, and the flag is cleared in any reset.

## Parity Error - PERRn

The read only parity error flag, PERRn, in the UnSR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PRENn=1, and if the parity type, odd or even is selected. The read only PERRn flag and the received data will be recorded in the UnSR and TXR\_RXRn registers respectively. It is cleared on any reset, it should be noted that the flags, FERRn and PERRn, in the UnSR register should first be read by the application program before reading the data word.


## **UARTn Interrupt Structure**

Several individual UARTn conditions can generate a UARTn interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RXn pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding UnSR register flags which will generate a UARTn interrupt if its associated interrupt enable control bit in the UnCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UARTn interrupt sources.

The address detect condition, which is also a UARTn interrupt source, does not have an associated flag, but will generate a UARTn interrupt when an address detect condition occurs if its function is enabled by setting the ADDENn bit in the UnCR2 register. An RXn pin wake-up, which is also a UARTn interrupt source, does not have an associated flag, but will generate a UARTn interrupt if the UARTn clock ( $f_H$ ) source is switched off and the WAKEn and RIEn bits in the UnCR2 register are set when a falling edge on the RXn pin occurs.

Note that the UnSR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UARTn, the details of which are given in the UARTn register section. The overall UARTn interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UARTn module is masked out or allowed.

Rev. 1.41 175 November 10, 2023



UARTn Interrupt Structure (n=0~1)

#### **Address Detect Mode**

Setting the Address Detect Mode bit, ADDENn, in the UnCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIFn flag. If the ADDENn bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URnE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNOn=1 or the 8th bit if BNOn=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDENn bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIFn flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PRENn to zero.

ADDENn	9th Bit if BNOn=1 8th Bit if BNOn=0	UARTn Interrupt Generated
0	0	√
0	1	√
1	0	×
'	1	√

**ADDENn Bit Function** 

## **UARTn Power Down and Wake-up**

When the UARTn clock  $(f_H)$  is off, the UARTn will cease to function, and all clock sources to the module are shutdown. If the UARTn clock  $(f_H)$  is off while a transmission is still in progress, then the transmission will be paused until the UARTn clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP Mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP Mode, note that the UnSR, UnCR1, UnCR2, TXR\_RXRn, as well as the BRGn register will not be affected. It is recommended to make sure first that the UARTn data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

Rev. 1.41 176 November 10, 2023



The UARTn function contains a receiver RXn pin wake-up function, which is enabled or disabled by the WAKEn bit in the UnCR2 register. If this bit, along with the UARTn enable bit, UARTENn, the receiver enable bit, RXENn and the receiver interrupt bit, RIEn, are all set when the UARTn clock (f<sub>H</sub>) is off, then a falling edge on the RXn pin will trigger an RXn pin wake-up UARTn interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RXn pin will be ignored.

For a UARTn wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UARTn interrupt enable bit, URnE, must be set. If the EMI and URnE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UARTn interrupt will not be generated until after this time has elapsed.

# Low Voltage Detector - LVD

Each device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage,  $V_{DD}$ , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

## LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V<sub>DD</sub> voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

## LVDC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	LVDO	LVDEN	VBGEN	VLVD2	VLVD1	VLVD0
R/W	_	_	R	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 LVDO: LVD Output Flag

0: No Low Voltage Detect1: Low Voltage Detect

Bit 4 LVDEN: Low Voltage Detector Control

0: Disable 1: Enable

Bit 3 VBGEN: Bandgap Buffer Control

0: Disable 1: Enable

Note that the Bandgap circuit is enabled when the LVD or LVR function is enabled or when the VBGEN bit is set to 1.

Rev. 1.41 177 November 10, 2023




Bit 2~0 VLVD2~VLVD0: Select LVD Voltage

000: 2.0V 001: 2.2V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V 110: 3.6V 111: 4.0V

## **LVD Operation**

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{\rm LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{\rm DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{\rm LVD}$ , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{\text{LVD}}$  after the LVDO bit has been set high by a low voltage condition. When the device is powered down the Low Voltage Detector will remain active if the LVDEN bit is high. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{\text{DD}}$  falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.


Rev. 1.41 178 November 10, 2023



# Interrupts


Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. These devices contain an external interrupt and several internal interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the TMs, Time Base, LVD, EEPROM, UART and the A/D converter, etc.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector.



Rev. 1.41 179 November 10, 2023






Interrupt Structure - BS86E16C

Rev. 1.41 180 November 10, 2023





Interrupt Structure - BS86D20C

### **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTC0~INTC3 registers which setup the primary interrupts. The second is the MFI register which setups the Multi-function interrupt. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual interrupts as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Rev. 1.41 November 10, 2023



Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
INT Pin	INTE	INTF	_
Touch Key Module	TKME	TKMF	_
Time Base	TBnE	TBnF	n=0 for BS86C08C/BS86D12C n=0~1 for BS86E16C/BS86D20C
I <sup>2</sup> C	IICE	IICF	For BS86C08C/BS86D12C/BS86E16C
SIM	SIME	SIMF	For BS86D20C
EEPROM write operation	DEE	DEF	_
UART	URnE	URnF	n=0 for BS86C08C/BS86D12C/BS86D20C n=0~1 for BS86E16C
LVD	LVE	LVF	_
A/D Converter	ADE	ADF	_
Multi-function	MFE	MFF	For BS86E16C/BS86D20C
CTM	CTMnPE	CTMnPF	0
CTM	CTMnAE	CTMnAF	n=0
DTM	PTMnPE	PTMnPF	n=0 for BS86C08C/BS86D12C
PTM	PTMnAE	PTMnAF	n=0~1 for BS86E16C/BS86D20C

### **Interrupt Register Bit Naming Conventions**

Register	Bit								
Name	7	6	5	4	3	2	1	0	
INTEG	_	_	_	_	_	_	INTS1	INTS0	
INTC0	_	TB0F	TKMF	INTF	TB0E	TKME	INTE	EMI	
INTC1	PTM0AF	PTM0PF	CTM0AF	CTM0PF	PTM0AE	PTM0PE	CTM0AE	CTM0PE	
INTC2	LVF	UR0F	DEF	IICF	LVE	UR0E	DEE	IICE	
INTC3	_	_	_	ADF	_	_	_	ADE	

### Interrupt Register List - BS86C08C/BS86D12C

Register	Bit										
Name	7	6	5	4	3	2	1	0			
INTEG	_	_	_	_	_	_	INTS1	INTS0			
INTC0	_	TB0F	TKMF	INTF	TB0E	TKME	INTE	EMI			
INTC1	PTM0AF	PTM0PF	CTM0AF	CTM0PF	PTM0AE	PTM0PE	CTM0AE	CTM0PE			
INTC2	LVF	UR0F	DEF	IICF	LVE	UR0E	DEE	IICE			
INTC3	MFF	UR1F	TB1F	ADF	MFE	UR1E	TB1E	ADE			
MFI	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE			

### Interrupt Register List - BS86E16C

Register	Bit										
Name	7	6	5	4	3	2	1	0			
INTEG	_	_	_	_	_	_	INTS1	INTS0			
INTC0	_	TB0F	TKMF	INTF	TB0E	TKME	INTE	EMI			
INTC1	PTM0AF	PTM0PF	CTM0AF	CTM0PF	PTM0AE	PTM0PE	CTM0AE	CTM0PE			
INTC2	LVF	UR0F	DEF	SIMF	LVE	UR0E	DEE	SIME			
INTC3	MFF	_	TB1F	ADF	MFE	_	TB1E	ADE			
MFI	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE			

#### Interrupt Register List - BS86D20C

Rev. 1.41 182 November 10, 2023



#### INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	INTS1	INTS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: Interrupt edge control for INT pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

#### INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	TB0F	TKMF	INTF	TB0E	TKME	INTE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **TB0F**: Time Base 0 interrupt request flag

0: No request1: Interrupt request

Bit 5 TKMF: Touch key module interrupt request flag

0: No request1: Interrupt request

Bit 4 INTF: INT interrupt request flag

0: No request1: Interrupt request

Bit 3 **TB0E**: Time Base 0 interrupt control

0: Disable 1: Enable

Bit 2 **TKME**: Touch key module interrupt control

0: Disable 1: Enable

Bit 1 INTE: INT interrupt control

0: Disable 1: Enable

Bit 0 EMI: Global interrupt control

0: Disable 1: Enable

### • INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM0AF	PTM0PF	CTM0AF	CTM0PF	PTM0AE	PTM0PE	CTM0AE	CTM0PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PTM0AF**: PTM0 Comparator A match interrupt request flag

0: No request1: Interrupt request



Bit 6 **PTM0PF**: PTM0 Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 5 CTM0AF: CTM0 Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 CTM0PF: CTM0 Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3 **PTM0AE**: PTM0 Comparator A match interrupt control

0: Disable 1: Enable

Bit 2 **PTM0PE**: PTM0 Comparator P match interrupt control

0: Disable 1: Enable

Bit 1 CTM0AE: CTM0 Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 CTM0PE: CTM0 Comparator P match interrupt control

0: Disable 1: Enable

#### INTC2 Register – BS86C08C/BS86D12C/BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	LVF	UR0F	DEF	IICF	LVE	UR0E	DEE	IICE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 LVF: LVD Interrupt request flag

0: No request1: Interrupt request

Bit 6 UR0F: UART0 transfer interrupt request flag

0: No request1: Interrupt request

Bit 5 **DEF**: Data EEPROM Interrupt request flag

0: No request1: Interrupt request

Bit 4 IICF: I<sup>2</sup>C interrupt request flag

0: No request1: Interrupt request

Bit 3 LVE: LVD Interrupt control

0: Disable 1: Enable

Bit 2 UR0E: UART0 transfer interrupt control

0: Disable 1: Enable

Bit 1 **DEE**: Data EEPROM Interrupt control

0: Disable 1: Enable

Bit 0 IICE: I<sup>2</sup>C interrupt control

0: Disable 1: Enable



#### • INTC2 Register - BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	LVF	UR0F	DEF	SIMF	LVE	UR0E	DEE	SIME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 LVF: LVD Interrupt request flag

0: No request1: Interrupt request

Bit 6 UR0F: UART0 transfer interrupt request flag

0: No request1: Interrupt request

Bit 5 **DEF**: Data EEPROM Interrupt request flag

0: No request1: Interrupt request

Bit 4 **SIMF**: SIM interrupt request flag

0: No request1: Interrupt request

Bit 3 LVE: LVD Interrupt control

0: Disable 1: Enable

Bit 2 UR0E: UART0 transfer interrupt control

0: Disable 1: Enable

Bit 1 **DEE**: Data EEPROM Interrupt control

0: Disable 1: Enable

Bit 0 **SIME**: SIM interrupt control

0: Disable 1: Enable

#### • INTC3 Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	ADF	_	_	_	ADE
R/W	_	_	_	R/W	_	_	_	R/W
POR	_	_	_	0	_	_	_	0

Bit 7~5 Unimplemented, read as "0"

Bit 4 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 3~1 Unimplemented, read as "0"

Bit 0 **ADE**: A/D Converter interrupt control

0: Disable 1: Enable

### • INTC3 Register - BS86E16C

Bit	7	6	5	4	3	2	1	0
Name	MFF	UR1F	TB1F	ADF	MFE	UR1E	TB1E	ADE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 MFF: Multi-function interrupt request flag

0: No request1: Interrupt request



Bit 6 UR1F: UART1 transfer interrupt request flag

0: No request1: Interrupt request

Bit 5 TB1F: Time Base 1 interrupt request flag

0: No request1: Interrupt request

Bit 4 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 3 MFE: Multi-function interrupt control

0: Disable 1: Enable

Bit 2 UR1E: UART1 transfer interrupt control

0: Disable 1: Enable

Bit 1 TB1E: Time Base 1 interrupt control

0: Disable 1: Enable

Bit 0 ADE: A/D Converter interrupt control

0: Disable 1: Enable

### • INTC3 Register - BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	MFF	_	TB1F	ADF	MFE	_	TB1E	ADE
R/W	R/W	_	R/W	R/W	R/W	_	R/W	R/W
POR	0	_	0	0	0	_	0	0

Bit 7 MFF: Multi-function interrupt request flag

0: No request1: Interrupt request

Bit 6 Unimplemented, read as "0"

Bit 5 **TB1F**: Time Base 1 interrupt request flag

0: No request
1: Interrupt request

Bit 4 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 3 MFE: Multi-function interrupt control

0: Disable 1: Enable

Bit 2 Unimplemented, read as "0"

Bit 1 TB1E: Time Base 1 interrupt control

0: Disable 1: Enable

Bit 0 ADE: A/D Converter interrupt control

0: Disable 1: Enable

Rev. 1.41 186 November 10, 2023



#### • MFI Register - BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **PTM1AF**: PTM1 Comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 4 PTM1PF: PTM1 Comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 3~2 Unimplemented, read as "0"

Bit 1 **PTM1AE**: PTM1 Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **PTM1PE**: PTM1 Comparator P match interrupt control

0: Disable 1: Enable

#### **Interrupt Operation**

When the conditions for an interrupt event occur, such as a Touch Key Counter overflow, a TM Comparator P or Comparator A match or A/D conversion completion, etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Once an interrupt subroutine is serviced, all other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that

Rev. 1.41 187 November 10, 2023



is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

#### **External Interrupt**

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INTE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pins, they can only be configured as an external interrupt pin if the external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

#### **Touch Key Module Interrupt**

For a Touch Key interrupt to occur, the global interrupt enable bit, EMI, and the Touch Key interrupt enable bit, TKME, must be first set. An actual Touch Key interrupt will take place when the Touch Key interrupt request flag, TMKF, is set, a situation that will occur when the time slot counter overflows. When the interrupt is enabled, the stack is not full and the Touch Key time slot counter overflow occurs, a subroutine call to the relevant interrupt vector, will take place. When the interrupt is serviced, the Touch Key interrupt request flag will be automatically reset and the EMI bit will also be automatically cleared to disable other interrupts.


### **Time Base Interrupts**

The BS86C08C/BS86D12C devices both have one Time Base Interrupt while the BS86E16C/BS86D20C has two Time Base Interrupts. The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. It is controlled by the overflow signal from its internal timer. When this happens its interrupt request flag, TBnF, will be set. To allow the program to branch to its respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TBnE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its respective vector location will take place. When the interrupt is serviced, the interrupt request flag, TBnF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC0}$  or  $f_{PSC1}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$ ,  $f_{SUB}$  or  $f_H$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits in the PSCR register respectively.

Rev. 1.41 188 November 10, 2023





Note: The Time Base 1 Interrupt is only available for the BS86E16C/BS86D20C device.

#### **Time Base Interrupts**

#### • PSCR Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL01	CLKSEL00
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL01~CLKSEL00: Prescaler 0 clock source f<sub>PSC0</sub> selection

 $00: \, f_{SYS} \\ 01: \, f_{SYS}/4$ 

10: f<sub>SUB</sub> 11: f<sub>H</sub>

#### PSCR Register – BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	_	_	CLKSEL11	CLKSEL10	_	_	CLKSEL01	CLKSEL00
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 CLKSEL11~CLKSEL10: Prescaler 1 clock source f<sub>PSC1</sub> selection

00: f<sub>SYS</sub>

01: f<sub>SYS</sub>/4 10: f<sub>SUB</sub>

10: I<sub>SUI</sub> 11: f<sub>H</sub>

Bit 3~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL01~CLKSEL00: Prescaler 0 clock source f<sub>PSC0</sub> selection

00: f<sub>sys</sub> 01: f<sub>sys</sub>/4

 $10 \colon f_{\text{SUB}}$ 

 $11: f_H$ 

### • TBC Register - BS86C08C/BS86D12C

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	TB0ON	TB02	TB01	TB00
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 **TB0ON**: Time Base 0 Enable Control

0: Disable 1: Enable



Bit 2~0 **TB02~TB00**: Time Base 0 time-out period selection

000: 2<sup>8</sup>/f<sub>PSC0</sub> 001: 2<sup>9</sup>/f<sub>PSC0</sub> 010: 2<sup>10</sup>/f<sub>PSC0</sub> 011: 2<sup>11</sup>/f<sub>PSC0</sub> 100: 2<sup>12</sup>/f<sub>PSC0</sub> 101: 2<sup>13</sup>/f<sub>PSC0</sub> 101: 2<sup>14</sup>/f<sub>PSC0</sub> 111: 2<sup>15</sup>/f<sub>PSC0</sub>

### • TBC Register - BS86E16C/BS86D20C

Bit	7	6	5	4	3	2	1	0
Name	TB10N	TB12	TB11	TB10	TB0ON	TB02	TB01	TB00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **TB1ON**: Time Base 1 Enable Control

0: Disable 1: Enable

Bit 6~4 TB12~TB10: Time Base 1 time-out period selection

 $\begin{array}{l} 000:\ 2^8/f_{PSC1} \\ 001:\ 2^9/f_{PSC1} \\ 010:\ 2^{10}/f_{PSC1} \\ 010:\ 2^{10}/f_{PSC1} \\ 011:\ 2^{11}/f_{PSC1} \\ 100:\ 2^{12}/f_{PSC1} \\ 101:\ 2^{13}/f_{PSC1} \\ 110:\ 2^{14}/f_{PSC1} \\ 111:\ 2^{15}/f_{PSC1} \end{array}$ 

Bit 3 **TB0ON**: Time Base 0 Enable Control

0: Disable 1: Enable

Bit 2~0 **TB02~TB00**: Time Base 0 time-out period selection

 $\begin{array}{l} 000:\ 2^8/f_{PSC0} \\ 001:\ 2^9/f_{PSC0} \\ 010:\ 2^{10}/f_{PSC0} \\ 011:\ 2^{11}/f_{PSC0} \\ 100:\ 2^{12}/f_{PSC0} \\ 101:\ 2^{13}/f_{PSC0} \\ 101:\ 2^{14}/f_{PSC0} \\ 111:\ 2^{15}/f_{PSC0} \end{array}$ 

Rev. 1.41 190 November 10, 2023



### I<sup>2</sup>C Interrupt – BS86C08C/BS86D12C/BS86E16C

An I<sup>2</sup>C interrupt request will take place when the I<sup>2</sup>C Interrupt request flag, IICF, is set, which occurs when a byte of data has been received or transmitted by the I<sup>2</sup>C interface, or an I<sup>2</sup>C slave address match occurs, or an I<sup>2</sup>C bus time-out occurs. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, IICE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Serial Interface Interrupt flag, IICF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### Serial Interface Module Interrupt - BS86D20C

The Serial Interface Module Interrupt is also known as the SIM Interrupt. A SIM Interrupt request will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface, an I<sup>2</sup>C address match or I<sup>2</sup>C time-out occurrence. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the SIM interrupt vector, will take place. When the SIM Interface Interrupt is serviced, the interrupt request flag, SIMF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

#### **EEPROM Interrupt**

The EEPROM Write Interrupt is an individual interrupt source with its own interrupt vector. An EEPROM Write Interrupt request will take place when the EEPROM Write Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Write Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective interrupt vector will take place. When the EEPROM Write Interrupt is serviced, the DEF flag will be automatically cleared and the EMI bit will also be automatically cleared to disable other interrupts.

### **UART Transfer Interrupts**

The UARTn Transfer Interrupt is controlled by several individual UARTn transfer conditions. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RXn pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, and the UARTn interrupt enable bit, URnE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the UARTn Interrupt vector, will take place. When the UARTn Interrupt is serviced, the UARTn Interrupt flag, URnF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. However, the UnSR register flags will only be cleared when certain actions are taken by the UARTn, the details of which are given in the UART Interfaces chapter.

Rev. 1.41 191 November 10, 2023



#### **LVD** Interrupt

The Low Voltage Detector Interrupt is an individual interrupt source with its own interrupt vector. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the relevant interrupt vector will take place. When the Low Voltage Interrupt is serviced, the LVF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### Multi-function Interrupt - BS86E16C/BS86D20C

Within the BS86E16C/BS86D20C device there is one Multi-function interrupt. Unlike the other independent interrupts, this interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the PTM1 interrupts.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag MFF are set. The Multi-function interrupt flag will be set when any of its included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flag will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.

#### TM Interrupts

The Compact and Periodic TMs have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. The CTM0 and PTM0 interrupts have their own individual interrupt vectors respectively while the PTM1 are contained within the Multi-function Interrupts. For the CTM0 and PTM0 there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective TM Interrupt enable bit must first be set for the CTM0 and PTM0. However, the relevant Multi-function Interrupt enable bit, MFE, must also be set for the PTM1. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant TM Interrupt vector locations will take place. When the TM interrupt

Rev. 1.41 192 November 10, 2023



is serviced, the EMI bit will be automatically cleared to disable other interrupts. The CTM0 or PTM0 interrupt request flag will automatically be cleared. However, for the PTM1 only the related MFF flag will be automatically cleared. The PTM1 interrupt request flags will be kept unchanged. As the PTM1 interrupt request flags will not be automatically cleared, it has to be cleared by the application program.

#### **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though these devices are in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

#### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.41 193 November 10, 2023

# **Configuration Options**


Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options					
Oscillator Option						
1	Low speed system oscillator selection – f <sub>SUB</sub> : LIRC or LXT					
2	HIRC frequency selection – f <sub>HIRC</sub> : 8MHz, 12MHz or 16MHz					

Note: 1. The low speed system oscillator selection is only available for the BS86E16C/BS86D20C device.

2. When the HIRC has been configured at a frequency shown in this table, the HIRCS1 and HIRCS0 bits should also be setup to select the same frequency to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

# **Application Circuits**



Rev. 1.41 194 November 10, 2023



#### Instruction Set

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

#### **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

#### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.41 195 November 10, 2023



#### **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.41 196 November 10, 2023



# **Instruction Set Summary**

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

#### **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

a	ddr: Program memory address		
Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 Note	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operation	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	ecrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 Note	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 Note	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 Note	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 Note	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation	1		
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Oper	ation		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m]	Skip if Data Memory is not zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read C	peration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneou	s		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

Rev. 1.41 198 November 10, 2023



#### **Extended Instruction Set**

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Arithmetic  LADD A,[m] Add Data Memory to ACC 2 Z, C, AC, OV, SC, LADDM A,[m] Add ACC to Data Memory 2 Z, C, AC, OV, SC, LADCM A,[m] Add Data Memory to ACC with Carry 2 Z, C, AC, OV, SC, LADCM A,[m] Add Data Memory to ACC with Carry 2 Z, C, AC, OV, SC, LADCM A,[m] Add ACC to Data memory with Carry 2 Z, C, AC, OV, SC, LSUBA A,[m] Subtract Data Memory from ACC 2 Z, C, AC, OV, SC, LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory 2 Z, C, AC, OV, SC, LSBC A,[m] Subtract Data Memory from ACC with Carry 2 Z, C, AC, OV, SC, LSBC M,[m] Subtract Data Memory from ACC with Carry 2 Z, C, AC, OV, SC, LSBC M,[m] Decimal adjust ACC for Addition with result in Data Memory 2 Z, C, AC, OV, SC, LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Z, C, AC, OV, SC, LDAA [m] Logical AND Data Memory to ACC 2 Z Z  LOR A,[m] Logical OR Data Memory to ACC 2 Z Z  LANDM A,[m] Logical AND Data Memory to ACC 2 Z Z  LANDM A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Memory 2 Z Z, C, AC, OV, SC, DAA A,[m] Logical AND ACC to Data Mem	Mnemonic	Description	Cycles	Flog Afforted
LADD A, [m] Add Data Memory to ACC  LADDM A, [m] Add ACC to Data Memory  LADC A, [m] Add Data Memory to ACC with Carry  LADC A, [m] Add Data Memory to ACC with Carry  LADCM A, [m] Add Data Memory to ACC with Carry  LADCM A, [m] Add ACC to Data memory with Carry  LADCM A, [m] Add ACC to Data memory with Carry  LADCM A, [m] Add ACC to Data memory with Carry  LSUB A, [m] Subtract Data Memory from ACC  LSUBM A, [m] Subtract Data Memory from ACC with result in Data Memory  LSUB A, [m] Subtract Data Memory from ACC with Carry  LSUB A, [m] Subtract Data Memory from ACC with Carry  LSUB A, [m] Subtract Data Memory from ACC with Carry  LSUB A, [m] Subtract Data Memory from ACC with Carry, result in Data Memory  LOBA A, [m] Decimal adjust ACC for Addition with result in Data Memory  LOBIC Operation  LAND A, [m] Logical AND Data Memory to ACC  LOR A, [m] Logical OR Data Memory to ACC  LANDM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical OR ACC to Data Memory  LORM A, [m] Logical OR ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC to Data Memory  LORM A, [m] Logical AND ACC ACC ACC ACC ACC ACC ACC ACC ACC AC		Description	Cycles	Flag Affected
LADDM A,[m] Add ACC to Data Memory  LADC A,[m] Add Data Memory to ACC with Carry  LADCM A,[m] Add Data Memory to ACC with Carry  LADCM A,[m] Add ACC to Data memory with Carry  LSUB A,[m] Subtract Data Memory from ACC  LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory  LSUBM A,[m] Subtract Data Memory from ACC with Carry  LSUBM A,[m] Subtract Data Memory from ACC with Carry  LSUBM A,[m] Subtract Data Memory from ACC with Carry  LSUBM A,[m] Subtract Data Memory from ACC with Carry  LSUBM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory  LODA M,[m] Decimal adjust ACC for Addition with result in Data Memory  LODA M,[m] Logical AND Data Memory to ACC  LODA A,[m] Logical AND Data Memory to ACC  LODA A,[m] Logical OR Data Memory to ACC  LANDA A,[m] Logical AND ACC to Data Memory  LORM A,[m] Logical AND ACC to Data Memory  LORM A,[m] Logical OR ACC to Data Memory  LORM A,[m] Logical OR ACC to Data Memory  LORM A,[m] Logical OR ACC to Data Memory  LOPLE M,[m] Complement Data Memory  LOPLE M,[m] Complement Data Memory with result in ACC  LINC A,[m] Complement Data Memory with result in ACC  LINC A,[m] Complement Data Memory with result in ACC  LINC A,[m] Logical AND ACC to Data Memory  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with result in ACC  LOPLA A,[m] Complement Data Memory with r				
LADC A,[m] Add Data Memory to ACC with Carry 2, C, C, AC, OV, SC, LSUB A,[m] Subtract Data Memory from ACC 2, C, C, AC, OV, SC, LSUB A,[m] Subtract Data Memory from ACC 2, C, C, C, OV, SC, LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory 2, C, C, AC, OV, SC, LSUBM A,[m] Subtract Data Memory from ACC with Carry 2, C, C, AC, OV, SC, LSBC A,[m] Subtract Data Memory from ACC with Carry 2, C, C, AC, OV, SC, LSBC A,[m] Subtract Data Memory from ACC with Carry 2, C, C, AC, OV, SC, LSBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2, C, C, AC, OV, SC, LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2, C, C, AC, OV, SC, LDAA [m] Logical AND Data Memory to ACC 2, Z, C, AC, OV, SC, LOR A,[m] Logical OR Data Memory to ACC 2, Z, Z, LOR A,[m] Logical OR Data Memory to ACC 2, Z, Z, LANDM A,[m] Logical AND ACC to Data Memory 2, Note 2, Z, Z, LANDM A,[m] Logical OR ACC to Data Memory 2, Note 2, Z, LANDM A,[m] Logical OR ACC to Data Memory 2, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical OR ACC to Data Memory 2, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 2, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 2, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 2, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 2, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 2, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 2, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 2, Note 2, Z, LOR A,[m] Logical AND ACC to Data Memory 3, Note 2, Z, C, AC, OV, SC, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 3, Note 2, Z, C, AC, OV, SC, C, C, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 3, Note 2, Z, C, AC, OV, SC, C, C, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 3, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 3, Note 2, Z, C, AC, OV, SC, LOR A,[m] Logical AND ACC to Data Memory 3, Note 2, Z, C, AC, OV, SC, LOR A,[m		Add Data Memory to ACC		Z, C, AC, OV, SC
LADCM A.[m] Add ACC to Data memory with Carry 2 Z, C, AC, OV, SC, LSUB A.[m] Subtract Data Memory from ACC 2 Z, C, AC, OV, SC, LSUBM A.[m] Subtract Data Memory from ACC with result in Data Memory 2 Z, C, AC, OV, SC, LSUBM A.[m] Subtract Data Memory from ACC with result in Data Memory 2 Z, C, AC, OV, SC, LSBC A.[m] Subtract Data Memory from ACC with Carry 2 Z, C, AC, OV, SC, LSBCM A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Z, C, AC, OV, SC, LSBCM A.[m] Decimal adjust ACC for Addition with result in Data Memory 2 Z, C, AC, OV, SC, LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Z, C, AC, OV, SC, LDAA [m] Logical AND Data Memory to ACC 2 Z Z LOR A.[m] Logical OR Data Memory to ACC 2 Z Z LXOR A.[m] Logical VOR Data Memory to ACC 2 Z Z LANDM A.[m] Logical AND ACC to Data Memory 2 Z, Note Z LORM A.[m] Logical AND ACC to Data Memory 2 Z, Note Z LORM A.[m] Logical COR ACC to Data Memory 2 Z, Note Z LCPL [m] Complement Data Memory with result in ACC 2 Z Increment & Decrement LINCA [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z ROTALDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 None		•	_	Z, C, AC, OV, SC
LSUB A,[m] Subtract Data Memory from ACC LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory LSBC A,[m] Subtract Data Memory from ACC with Carry LSBC A,[m] Subtract Data Memory from ACC with Carry LSBC A,[m] Subtract Data Memory from ACC with Carry LSBC A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory LSBC A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory LSBC A,[m] Decimal adjust ACC for Addition with result in Data Memory LSBC A,[m] Decimal adjust ACC for Addition with result in Data Memory LAND A,[m] Logical AND Data Memory to ACC LSC LOR A,[m] Logical OR Data Memory to ACC LSC LOR A,[m] Logical OR Data Memory to ACC LSC LOR A,[m] Logical AND ACC to Data Memory LSC LOR A,[m] Logical AND ACC to Data Memory LSC LOR A,[m] Logical OR ACC to Data Memory LSC LOR A,[m] Logical OR ACC to Data Memory LSC LOR A,[m] Logical AND ACC to Data Memory LSC LOR A,[m] Logical AND ACC to Data Memory LSC LOR A,[m] Logical AND ACC to Data Memory LSC LOR A,[m] Logical AND ACC to Data Memory LSC LOR A,[m] Logical AND ACC to Data Memory LSC LOR A,[m] Logical AND ACC to Data Memory LSC LOR A,[m] LOGICAL AND ACC TO DATA Memory LSC LOR A,[m] LOGICAL AND ACC TO DATA Memory LSC LOR A,[m] LOGICAL AND ACC TO DATA Memory LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LSC LOR A,[m] LOGICAL AND ACC TO DATA MEMORY LS			_	
LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory	LADCM A,[m]		2 <sup>Note</sup>	Z, C, AC, OV, SC
LSBC A,[m] Subtract Data Memory from ACC with Carry 2 Z, C, AC, OV, SC, LSBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note Z, C, AC, OV, SC, LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Note C  Logic Operation  LAND A,[m] Logical AND Data Memory to ACC 2 Z  LOR A,[m] Logical OR Data Memory to ACC 2 Z  LXOR A,[m] Logical XOR Data Memory to ACC 2 Z  LXOR A,[m] Logical AND ACC to Data Memory to ACC 2 Z  LANDM A,[m] Logical AND ACC to Data Memory to ACC 2 Z  LANDM A,[m] Logical AND ACC to Data Memory 2 Note Z  LORM A,[m] Logical OR ACC to Data Memory 2 Note Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z  LCPL [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory 2 Note Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  ROTATION DECREMENT DATA MEMORY 2 Note Z  ROTATION DECREMENT DATA MEMORY 2 Note Z  ROTATION DECREMENT DATA MEMORY WITH RESULT IN ACC 2 Z  ROTATION DECREMENT DATA MEMORY SIGN WITH RESULT IN ACC 2 Z  ROTATION DECREMENT DATA MEMORY SIGN WITH RESULT IN ACC 2 Z  ROTATION DATA MEMORY SIGN WITH RESULT IN ACC 2 Z  ROTATION DATA MEMORY SIGN WITH RESULT IN ACC 2 Z  ROTATION DATA MEMORY SIGN WITH RESULT IN ACC 2 Z  ROTATION DATA MEMORY SIGN WITH RESULT IN ACC 2 None	LSUB A,[m]	·		Z, C, AC, OV, SC, CZ
LSBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note C Decimal adjust ACC for Addition with result in Data Memory 2 Note C C C C C C C C C C C C C C C C C C C		•	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Note C  Logic Operation  LAND A, [m] Logical AND Data Memory to ACC 2 Z  LOR A, [m] Logical OR Data Memory to ACC 2 Z  LXOR A, [m] Logical XOR Data Memory to ACC 2 Z  LXOR A, [m] Logical XOR Data Memory to ACC 2 Z  LANDM A, [m] Logical AND ACC to Data Memory 2 Note Z  LORM A, [m] Logical OR ACC to Data Memory 2 Note Z  LORM A, [m] Logical OR ACC to Data Memory 2 Note Z  LYORM A, [m] Logical XOR ACC to Data Memory 2 Note Z  LYORM A, [m] Complement Data Memory 2 Note Z  LCPL [m] Complement Data Memory 2 Note Z  LCPLA [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement    LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory with result in ACC 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  Rotate    LRRA [m] Rotate Data Memory right with result in ACC 2 None				Z, C, AC, OV, SC, CZ
Logic Operation  LAND A,[m] Logical AND Data Memory to ACC 2 Z  LOR A,[m] Logical OR Data Memory to ACC 2 Z  LXOR A,[m] Logical XOR Data Memory to ACC 2 Z  LXOR A,[m] Logical XOR Data Memory to ACC 2 Z  LANDM A,[m] Logical AND ACC to Data Memory 2 Z  LORM A,[m] Logical OR ACC to Data Memory 2 Z  LORM A,[m] Logical XOR ACC to Data Memory 2 Z  LYORM A,[m] Logical XOR ACC to Data Memory 2 Z  LYORM A,[m] Complement Data Memory 2 Z  LCPL [m] Complement Data Memory 2 Z  LCPLA [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory 2 Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None	LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	_	Z, C, AC, OV, SC, CZ
LAND A,[m] Logical AND Data Memory to ACC  LOR A,[m] Logical OR Data Memory to ACC  LXOR A,[m] Logical XOR Data Memory to ACC  LXOR A,[m] Logical XOR Data Memory to ACC  LANDM A,[m] Logical AND ACC to Data Memory  LORM A,[m] Logical OR ACC to Data Memory  LXORM A,[m] Logical XOR ACC to Data Memory  LXORM A,[m] Logical XOR ACC to Data Memory  LCPL [m] Complement Data Memory  LCPL [m] Complement Data Memory  LCPLA [m] Complement Data Memory with result in ACC  LINCA [m] Increment Data Memory with result in ACC  LINCA [m] Increment Data Memory with result in ACC  LINC [m] Increment Data Memory with result in ACC  LDEC [m] Decrement Data Memory with result in ACC  ROMDER  LRRA [m] Rotate Data Memory right with result in ACC  None	LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 <sup>Note</sup>	С
LOR A,[m] Logical OR Data Memory to ACC 2 Z  LXOR A,[m] Logical XOR Data Memory to ACC 2 Z  LANDM A,[m] Logical AND ACC to Data Memory 2 2 Note Z  LORM A,[m] Logical OR ACC to Data Memory 2 2 Note Z  LORM A,[m] Logical XOR ACC to Data Memory 2 2 Note Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 2 Note Z  LCPL [m] Complement Data Memory 2 2 Note Z  LCPLA [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None	Logic Operation	n		
LXOR A,[m]         Logical XOR Data Memory to ACC         2         Z           LANDM A,[m]         Logical AND ACC to Data Memory         2         Z           LORM A,[m]         Logical OR ACC to Data Memory         2         Z           LXORM A,[m]         Logical XOR ACC to Data Memory         2         Z           LCPL [m]         Complement Data Memory         2         Z           LCPLA [m]         Complement Data Memory with result in ACC         2         Z           Increment & Decrement         LINCA [m]         Increment Data Memory with result in ACC         2         Z           LINC [m]         Increment Data Memory with result in ACC         2         Z           LDECA [m]         Decrement Data Memory with result in ACC         2         Z           LDEC [m]         Decrement Data Memory         2         Z           Rotate         Rotate Data Memory right with result in ACC         2         None	LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LANDM A,[m] Logical AND ACC to Data Memory 2  LORM A,[m] Logical OR ACC to Data Memory 2  LXORM A,[m] Logical XOR ACC to Data Memory 2  LXORM A,[m] Logical XOR ACC to Data Memory 2  LCPL [m] Complement Data Memory 2  LCPLA [m] Complement Data Memory with result in ACC 2  Increment & Decrement 2  LINCA [m] Increment Data Memory with result in ACC 2  LINC [m] Increment Data Memory with result in ACC 2  LINC [m] Decrement Data Memory with result in ACC 2  LDECA [m] Decrement Data Memory with result in ACC 2  LDEC [m] Decrement Data Memory with result in ACC 2  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2  None	LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LORM A,[m]         Logical OR ACC to Data Memory         2 Note         Z           LXORM A,[m]         Logical XOR ACC to Data Memory         2 Note         Z           LCPL [m]         Complement Data Memory         2 Note         Z           LCPLA [m]         Complement Data Memory with result in ACC         2 Z         Z           Increment & Decrement         LINCA [m]         Increment Data Memory with result in ACC         2 Z         Z           LINC [m]         Increment Data Memory         2 Note         Z           LDECA [m]         Decrement Data Memory with result in ACC         2 Z         Z           LDEC [m]         Decrement Data Memory         2 Note         Z           Rotate         Rotate Data Memory right with result in ACC         2 None         None	LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LXORM A,[m]         Logical XOR ACC to Data Memory         2 Note         Z           LCPL [m]         Complement Data Memory         2 Note         Z           LCPLA [m]         Complement Data Memory with result in ACC         2 Z           Increment & Decrement         Uncrement Data Memory with result in ACC         2 Z           LINC [m]         Increment Data Memory         2 Note           LDECA [m]         Decrement Data Memory with result in ACC         2 Z           LDEC [m]         Decrement Data Memory         2 Note           LDEC [m]         Rotate Data Memory right with result in ACC         2 None	LANDM A,[m]	Logical AND ACC to Data Memory	2 <sup>Note</sup>	Z
LCPL [m]         Complement Data Memory         2 Note         Z           LCPLA [m]         Complement Data Memory with result in ACC         2 Z           Increment & Decrement         Value         Value           LINCA [m]         Increment Data Memory with result in ACC         2 Z           LINC [m]         Increment Data Memory         2 Note         Z           LDECA [m]         Decrement Data Memory with result in ACC         2 Z         Z           LDEC [m]         Decrement Data Memory         2 Note         Z           Rotate         Rotate Data Memory right with result in ACC         2 None	LORM A,[m]	Logical OR ACC to Data Memory	2 <sup>Note</sup>	Z
LCPLA [m] Complement Data Memory with result in ACC  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC  LINC [m] Increment Data Memory  Increment Data Memory  LDECA [m] Decrement Data Memory with result in ACC  LDECA [m] Decrement Data Memory with result in ACC  LDEC [m] Decrement Data Memory  ZNote  ZRotate  LRRA [m] Rotate Data Memory right with result in ACC  None			2 <sup>Note</sup>	Z
LCPLA [m]     Complement Data Memory with result in ACC     2     Z       Increment & Decrement       LINCA [m]     Increment Data Memory with result in ACC     2     Z       LINC [m]     Increment Data Memory     2 <sup>Note</sup> Z       LDECA [m]     Decrement Data Memory with result in ACC     2     Z       LDEC [m]     Decrement Data Memory     2 <sup>Note</sup> Z       Rotate       LRRA [m]     Rotate Data Memory right with result in ACC     2     None	LCPL [m]	Complement Data Memory	2 <sup>Note</sup>	Z
LINCA [m]         Increment Data Memory with result in ACC         2         Z           LINC [m]         Increment Data Memory         2 <sup>Note</sup> Z           LDECA [m]         Decrement Data Memory with result in ACC         2         Z           LDEC [m]         Decrement Data Memory         2 <sup>Note</sup> Z           Rotate           LRRA [m]         Rotate Data Memory right with result in ACC         2         None		Complement Data Memory with result in ACC	2	Z
LINC [m]         Increment Data Memory         2 Note         Z           LDECA [m]         Decrement Data Memory with result in ACC         2         Z           LDEC [m]         Decrement Data Memory         2 Note         Z           Rotate         Rotate Data Memory right with result in ACC         2 None	Increment & De	crement		
LDECA [m]         Decrement Data Memory with result in ACC         2         Z           LDEC [m]         Decrement Data Memory         2 <sup>Note</sup> Z           Rotate           LRRA [m]         Rotate Data Memory right with result in ACC         2         None	LINCA [m]	Increment Data Memory with result in ACC	2	Z
LDECA [m]         Decrement Data Memory with result in ACC         2         Z           LDEC [m]         Decrement Data Memory         2 <sup>Note</sup> Z           Rotate           LRRA [m]         Rotate Data Memory right with result in ACC         2         None	LINC [m]	Increment Data Memory	2 <sup>Note</sup>	Z
LDEC [m]         Decrement Data Memory         2 <sup>Note</sup> Z           Rotate         LRRA [m]         Rotate Data Memory right with result in ACC         2         None		Decrement Data Memory with result in ACC	2	Z
LRRA [m] Rotate Data Memory right with result in ACC 2 None		Decrement Data Memory	2 <sup>Note</sup>	Z
	Rotate	,		1
	LRRA [m]	Rotate Data Memory right with result in ACC	2	None
LKK  m	LRR [m]	Rotate Data Memory right	2 <sup>Note</sup>	None
LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C	LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRRC [m] Rotate Data Memory right through Carry 2 <sup>Note</sup> C	LRRC [m]		2 <sup>Note</sup>	С
LRLA [m] Rotate Data Memory left with result in ACC 2 None	LRLA [m]		2	None
LRL [m] Rotate Data Memory left 2 <sup>Note</sup> None		Rotate Data Memory left	2 <sup>Note</sup>	None
LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C		-	2	С
LRLC [m] Rotate Data Memory left through Carry 2 <sup>Note</sup> C	LRLC [m]	Rotate Data Memory left through Carry	2 <sup>Note</sup>	С
Data Move		· · · · · · · · · · · · · · · · · · ·		*
LMOV A,[m] Move Data Memory to ACC 2 None	LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A Move ACC to Data Memory 2 <sup>Note</sup> None			2 <sup>Note</sup>	None
Bit Operation				1
LCLR [m].i Clear bit of Data Memory 2 <sup>Note</sup> None		Clear bit of Data Memory	2 <sup>Note</sup>	None
LSET [m].i Set bit of Data Memory 2 <sup>Note</sup> None			2 <sup>Note</sup>	None



Mnemonic	Description	Cycles	Flag Affected				
Branch							
LSZ [m]	Skip if Data Memory is zero	2 <sup>Note</sup>	None				
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 <sup>Note</sup>	None				
LSNZ [m]	Skip if Data Memory is not zero	2 <sup>Note</sup>	None				
LSZ [m].i	Skip if bit i of Data Memory is zero	2 <sup>Note</sup>	None				
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 <sup>Note</sup>	None				
LSIZ [m]	Skip if increment Data Memory is zero	2 <sup>Note</sup>	None				
LSDZ [m]	Skip if decrement Data Memory is zero	2 <sup>Note</sup>	None				
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 <sup>Note</sup>	None				
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 <sup>Note</sup>	None				
Table Read							
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None				
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None				
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None				
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None				
Miscellaneous	Miscellaneous						
LCLR [m]	Clear Data Memory	2 <sup>Note</sup>	None				
LSET [m]	Set Data Memory	2 <sup>Note</sup>	None				
LSWAP [m]	Swap nibbles of Data Memory	2 <sup>Note</sup>	None				
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None				

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

Rev. 1.41 200 November 10, 2023

<sup>2.</sup> Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



### **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

 $\begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$ 

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C, SC

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C

Rev. 1.41 202 November 10, 2023



**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

PDF  $\leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV [m],A** Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None



**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

Rev. 1.41 204 November 10, 2023



RLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

> $[m].0 \leftarrow C$  $C \leftarrow [m].7$

C Affected flag(s)

Rotate Data Memory left through Carry with result in ACC RLCA [m]

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s)  $\mathbf{C}$ 

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation  $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C



**RRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SBC A, x** Subtract immediate data from ACC with Carry

Description The immediate data and the complement of the carry flag are subtracted from the

Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag

will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

Rev. 1.41 206 November 10, 2023



**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$ 

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**SIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$ 

Affected flag(s) None

**SNZ [m]** Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if  $[m] \neq 0$ 

Affected flag(s) None

**SUB A,[m]** Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\label{eq:operation} \begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC, CZ} \end{aligned}$ 



**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds

with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.41 208 November 10, 2023



**TABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBLP and

TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**ITABRD [m]** Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**ITABRDL [m]** Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**XOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A,x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z



#### **Extended Instruction Definition**

The extended instructions are used to directly access the data stored in any data memory sections.

**LADC A,[m]** Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

**LADCM A,[m]** Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC + [m] + C \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$ 

**LADD A,[m]** Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

**LADDM A,[m]** Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LAND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

**LANDM A,[m]** Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

LCLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

LCLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None

Rev. 1.41 210 November 10, 2023



LCPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow [m]$ 

Affected flag(s) Z

**LCPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**LDAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s)

**LDEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**LDECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**LINC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**LINCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z



**LMOV A,[m]** Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**LMOV [m],A** Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

LOR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**LORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

LRL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

**LRLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

LRLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

**LRLCA [m]** Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C



LRR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

**LRRA [m]** Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

LRRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

**LRRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

**LSBC A,[m]** Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C, SC, CZ

**LSBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ



**LSDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**LSDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0, the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**LSET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

LSET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$ 

**LSIZ** [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**LSIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**LSNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a three

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m].i \neq 0$ 

Affected flag(s) None

Rev. 1.41 214 November 10, 2023



LSNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if  $[m] \neq 0$ 

None Affected flag(s)

LSUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

LSWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

LSZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

> Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

LSZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

> the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None



**LSZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

**LTABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and

TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LTABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LITABRD [m]** Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LITABRDL [m]** Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LXOR A.[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**LXORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

Rev. 1.41 216 November 10, 2023



# **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information



# 24-pin SOP (300mil) Outline Dimensions








Cumbal	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
A		0.406 BSC				
В		0.295 BSC				
С	0.012	_	0.020			
C,	0.606 BSC					
D	_	_	0.104			
E		0.050 BSC				
F	0.004	_	0.012			
G	0.016	_	0.050			
Н	0.008	_	0.013			
α	0°	_	8°			


Cymhal	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
Α		10.30 BSC				
В		7.50 BSC				
С	0.31 — 0.51					
C,	15.40 BSC					
D	_	2.65				
E		1.27 BSC				
F	0.10	_	0.30			
G	0.40	_	1.27			
Н	0.20	_	0.33			
α	0°	_	8°			

Rev. 1.41 218 November 10, 2023



# 24-pin SSOP (150mil) Outline Dimensions








Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.236 BSC		
В		0.154 BSC	
С	0.008	_	0.012
C'	0.341 BSC		
D	_	_	0.069
E	0.025 BSC		
F	0.004	_	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°


Cumbal	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A		6.00 BSC	
В	3.90 BSC		
С	0.20	_	0.30
C'	8.66 BSC		
D	_	_	1.75
E	0.635 BSC		
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°


Rev. 1.41 219 November 10, 2023



# 28-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
А	_	0.406 BSC	_
В	_	0.295 BSC	_
С	0.012	_	0.020
C'	_	0.705 BSC	_
D	_	_	0.104
E	_	0.050 BSC	_
F	0.004	_	0.012
G	0.016	_	0.050
Н	0.008	_	0.013
α	0°	_	8°


Symbol	Dimensions in mm		
Зушьог	Min.	Nom.	Max.
A	_	10.30 BSC	_
В	_	7.50 BSC	_
С	0.31	_	0.51
C'	_	17.90 BSC	_
D	_	_	2.65
E	_	1.27 BSC	_
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°

Rev. 1.41 220 November 10, 2023



# 28-pin SSOP (150mil) Outline Dimensions








Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
А		0.406 BSC		
В		0.295 BSC		
С	0.012	_	0.020	
C'	0.705 BSC			
D	_	_	0.104	
Е	0.050 BSC			
F	0.004	_	0.012	
G	0.016	_	0.050	
Н	0.008	_	0.013	
α	0°	_	8°	

Symbol	Dimensions in mm		
Зушьог	Min.	Nom.	Max.
A		10.30 BSC	
В	7.50 BSC		
С	0.31	_	0.51
C'	17.90 BSC		
D	_	_	2.65
E	1.27 BSC		
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°

Rev. 1.41 221 November 10, 2023

# 44-pin LQFP (10mm×10mm) (FP2.0mm) Outline Dimensions



Cumbal	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A		0.472 BSC		
В		0.394 BSC		
С		0.472 BSC		
D		0.394 BSC		
E		0.032 BSC		
F	0.012	0.015	0.018	
G	0.053	0.055	0.057	
Н	_	_	0.063	
I	0.002	_	0.006	
J	0.018	0.024	0.030	
K	0.004	_	0.008	
α	0°	_	7°	

Cumbal	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A		12.00 BSC	
В		10.00 BSC	
С	12.00 BSC		
D	10.00 BSC		
E	0.80 BSC		
F	0.30	0.37	0.45
G	1.35	1.40	1.45
Н	_	_	1.60
I	0.05	_	0.15
J	0.45	0.60	0.75
K	0.09	_	0.20
α	0°	_	7°

Rev. 1.41 222 November 10, 2023



Copyright<sup>©</sup> 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.

Rev. 1.41 223 November 10, 2023