

2-Key Touch I/O Flash MCU

# BS83A02C

Revision: V1.21 Date: November 09, 2023

www.holtek.com



# **Table of Contents**

Features	-
CPU Features	
Peripheral Features	
Development Tools	
General Description	
Block Diagram	6
Pin Assignment	7
Pin Description	8
Absolute Maximum Ratings	8
D.C. Characteristics	9
Operating Voltage Characteristics	9
Standby Current Characteristics	
Operating Current Characteristics	9
A.C. Characteristics	
High Speed Internal Oscillator – HIRC – Frequency Accuracy	
Low Speed Internal Oscillator Characteristics – LIRC	
System Start Up Time Characteristics	
Input/Output Characteristics	
Memory Characteristics	
Memory Characteristics LVR Electrical Characteristics	
	11
LVR Electrical Characteristics	11 . 12
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining.	<b>11</b> . <b>12</b> . <b>12</b> 12
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC.	11 . 12 . 12 12 12 13
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack	<b>11</b> . <b>12</b> . <b>12</b> 12 13 14
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU	<b>11</b> <b>. 12</b> <b>. 12</b> 12 12 13 14 14
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Progam Memory	11 . 12 12 12 13 14 14 14
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Progam Memory Structure	11 . 12 12 12 13 13 14 14 15
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Progam Memory	11 . 12 12 13 13 14 14 15 15
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Progam Memory Structure Special Vectors	11 . 12 12 13 13 14 14 14 15 15 15
LVR Electrical Characteristics. Power-on Reset Characteristics. System Architecture . Clocking and Pipelining. Program Counter – PC. Stack. Arithmetic and Logic Unit – ALU. Flash Progam Memory . Structure. Special Vectors . Look-up Table.	11 . 12 12 12 13 13 14 14 14 15 15 15 15
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Progam Memory Structure Special Vectors Look-up Table Table Program Example	11 . 12 12 12 12 13 13 14 15 15 15 16 17
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Progam Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming	11 . 12 12 12 12 13 13 14 14 15 15 15 15 15 16 17 18
LVR Electrical Characteristics	11 . 12 12 12 12 13 14 14 14 15 15 15 15 17 18 18
LVR Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Progam Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming On-chip Debug Support – OCDS	11 . 12 12 12 13 14 14 15 15 15 15 15 16 17 18 18 18 19



Special Function Register	21
Indirect Addressing Registers – IAR0, IAR1	21
Memory Pointers – MP0, MP1	21
Accumulator – ACC	
Program Counter Low Register – PCL	22
Look-up Table Registers – TBLP, TBHP, TBLH	22
Status Register – STATUS	22
Systen Control Register – CTRL	24
Oscillators	24
Oscillator Overview	
System Clock Configuratios	25
Internal RC Oscillator – HIRC	
Internal 32kHZ Oscillator – LIRC	
Operating Modes and System Clocks	
System Clocks	
Control Register	
System Operation Modes	
Operating Mode Switching	
Standby Current Considerations	
Wake-up	
Programming Considerations	
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	
Reset and Initialisation	
Reset Functions	
Reset Initial Conditions	37
Input/Output Ports	
Pull-high Resistors	39
Port A Wake-up	39
I/O Port Control Registers	39
I/O Pin Structures	40
Programming Considerations	40
Timer/Event Counter	41
Configuring the Timer/Event Counter Input Clock Source	41
Timer Register – TMR	41
Timer Control Register – TMRC	41
Timer/Event Counter Operation	42
Prescaler	42
Programming Consideration	42
Touch Key Function	43
Touch Key Structure	
Touch Key Register Definition	43



Touch Key Operation	
Touch Key Interrupt	
Programming Considerations	
Interrupts	49
Interrupt Registers	49
Interrupt Operation	51
External Interrupt	
Touch Key Interrupt	
Timer/Event Counter Interrupt	53
Time Base Interrupt	53
Interrupt Wake-up Function	54
Programming Considerations	54
Application Circuits	55
Instruction Set	56
Introduction	
Instruction Timing	
Moving and Transferring Data	56
Arithmetic Operations	56
Logical and Rotate Operation	57
Branches and Control Transfer	57
Bit Operations	57
Table Read Operations	57
Other Operations	57
Instruction Set Summary	58
Table Conventions	
Instruction Definition	60
Package Information	69
6-pin DFN (2mm×2mm×0.75mm) Outline Dimensions	
6-pin SOT23 Outline Dimensions	71
8-pin SOP (150mil) Outline Dimensions	
16-pin NSOP (150mil) Outline Dimensions	73



# **Features**

# **CPU Features**

- Operating voltage
  - ◆ f<sub>sys</sub>=8MHz: 2.2V~5.5V
- Up to 0.5  $\mu s$  instruction cycle with 8MHz system clock at  $V_{\text{DD}}{=}5V$
- Power down and wake-up functions to reduce power consumption
- Oscillator types
  - Internal High Speed 8MHz RC HIRC
  - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- · Fully integrated internal oscillators require no external components
- All instructions executed in one or two instruction cycles
- Table read instruction
- 61 powerful instructions
- 4-level subroutine nesting
- Bit manipulation instruction

# **Peripheral Features**

- Flash Program Memory: 1K×16
- Data Memory: 96×8
- Watchdog Timer function
- 4 bidirectional I/O lines
- Single external interrupt pin shared with I/O pin
- Single 8-bit programmable Timer/Event Counter
- Single Time-Base function for generation of fixed time interrupt signals
- Low voltage reset function
- 2 touch key functions
- Package types: SOT23-6, 6-pin DFN (2×2×0.75mm) and 8-pin SOP

# **Development Tools**

For rapid product development and to simplify device parameter setting, Holtek has provided relevant development tools which users can download from the following link:

https://www.holtek.com/page/detail/dev\_plat/Touch\_Workshop



# **General Description**


This device is Flash Memory type 8-bit high performance RISC architecture microcontroller with fully integrated touch key function. With the touch key function provided internally and with the convenience of Flash Memory multi-programming features, this device has all the features to offer designers a reliable and easy means of implementing Touch Keyes within their products applications.

The touch key function is integrated completely eliminating the need for external components. In addition to the flash program memory, other memory includes an area of Data Memory. Protective features such as an internal Watchdog Timer and Low Voltage Reset functions coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.


The device includes fully integrated low and high speed oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption. The inclusion of flexible I/O programming features, Timer/Event Counters and many other features further enhance device functionality and flexibility.

This touch key device will find excellent use in a huge range of modern Touch Key product applications such as instrumentation, household appliances, electronically controlled tools to name but a few.

# **Block Diagram**



# **Pin Assignment**



- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
  - 2. The 16-pin NSOP package type is only for OCDS EV chips. The OCDSDA and OCDSCK pins are the OCDS dedicated pins.
  - 3. The OCDS adapter board is not available for 8-pin SOP package type.



# **Pin Description**

The function of each pin is listed in the following table, however the details of each pin is contained in other sections of the datasheet.

Pin Name	Function	ОРТ	I/T	O/T	Description			
	PA0	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.			
PA0/INT/ICPDA	INT	INTEG INTC0	ST		External interrupt			
	ICPDA	—	ST	CMOS	In-circuit programming data/address pin			
PA1/KEY1	PA1	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake			
	KEY1	TKMC1	NSI		Touch key input			
PA2/ICPCK	PA2	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.			
	ICPCK	_	ST		In-circuit programming clock pin			
PA3/KEY2	PA3	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.			
	KEY2	TKMC1	NSI	_	Touch key input			
NC	NC	—	_	_	No connection			
VDD	VDD	_	PWR	_	Power voltage			
VSS	VSS	_	PWR	_	Ground			
The following pi	ins are only	/ for the E	3S83A\	/02C				
OCDSCK	OCDSCK	—	ST	_	On-chip debug clock pin, for EV chip only			
OCDSDA	OCDSDA	_	ST	CMOS	On-chip debug data/address pin, for EV chip only			

Legend: I/T: Input type; O/T: Output type

OPT: Optional by register selection PWR: Power; ST: Schmitt Trigger input CMOS: CMOS output NSI: Non-standard input

# **Absolute Maximum Ratings**

Supply Voltage	$V_{ss}$ =0.3V to 6.0V
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Storage Temperature	60°C to 150°C
Operating Temperature	40°C to 85°C
I <sub>OL</sub> Total	
I <sub>OH</sub> Total	80mA
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# **D.C.** Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

# **Operating Voltage Characteristics**

To-25°	$\sim$
1a-25 v	0

Ta=25°C

Symbol	Parameter Test Conditions Min.		Тур.	Max.	Unit	
V	Operating Voltage – HIRC	f <sub>sys</sub> =8MHz	2.2	—	5.5	V
V <sub>DD</sub>	Operating Voltage – LIRC	f <sub>sys</sub> =32kHz	2.2	_	5.5	V

# Standby Current Characteristics

Ta=25°C, unless otherwise specify

Symbol	Stondby Mode	Standby Made Test Conditions		Min.	Turn	Max.	Max.	Unit
Symbol	Standby Mode	V <sub>DD</sub>	Conditions	wiin.	Тур.	wax.	@85°C	Unit
		2.2V		_	1.2	2.4	3.0	
	SLEEP Mode	3V	WDT on	—	1.5	3	3.7	μA
		5V		—	3	5	6	
		2.2V		—	2.4	4	4.6	
ISTB	IDLE0 Mode – LIRC	3V	fsub on, fsub=fLIRC	—	3	5	5.7	μA
		5V			5	10	11	
		2.2V			0.6	1	1	
IDLE1 Mode – HIR	IDLE1 Mode – HIRC	3V	f <sub>sub</sub> on, f <sub>sys</sub> =8MHz		0.8	1.2	1.2	mA
		5V	]		1.0	2.0	2.0	

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non-floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

# **Operating Current Characteristics**

[							
Symbol	Operating Mode	Te	est Conditions	Min.	Тур.	Max.	Unit
Symbol	Operating wode	VDD	Conditions	IVIIII.		IVIAX.	Unit
	SLOW Mode – LIRC	2.2V	f <sub>sys</sub> =32kHz	—	4	8	
		3V		—	5	10	μA
1		5V		—	15	30	
IDD	FAST Mode – HIRC 2.2V 3V 5V	2.2V		—	0.6	1.0	
		3V	f <sub>sys</sub> =8MHz	—	0.8	1.2	mA
		5V		—	1.6	2.4	

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non-floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Operating Current values are measured using a continuous NOP instruction program loop.



# A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

# High Speed Internal Oscillator – HIRC – Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Symbol	Parameter	Test	Min.	Turn	Max.	Unit	
	Faidilielei	V <sub>DD</sub>	Temp.	WIIII.	Тур.	WidX.	Unit
f <sub>HIRC</sub> 8MHz Writer Trimmed HIRC Frequency		3V/5V	25°C	-1%	8	+1%	
	8MHz Writer Trimmed HIRC		-40°C~85°C	-2%	8	+2%	MHz
		25°C	-2.5%	8	+2.5%	IVITIZ	
		2.2V~5.5V	-40°C~85°C	-3%	8	+3%	

Note: 1. The 3V/5V values for  $V_{DD}$  are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

2. The row below the 3V/5V trim voltage row is provided to show the values for the full V<sub>DD</sub> range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.2V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.

# Low Speed Internal Oscillator Characteristics – LIRC

Symbol	Parameter	Test	Conditions	Min.	Tun	Max.	Unit
	Faranieler	V <sub>DD</sub>	Temp.	IVIII.	Тур.	Wax.	Unit
£		2.2V~5.5V	25°C	-10%	32	+10%	kHz
f <sub>LIRC</sub>	LIRC Frequency	2.20~3.30	-40°C~85°C	-50%	32	+60%	KITZ
<b>t</b> start	LIRC Start Up Time		25°C	—	—	500	μs

# System Start Up Time Characteristics

#### Ta=25°C

Symbol	Parameter		st Conditions	Min.	True		Unit
	Falameter	VDD	Conditions	IVIIII.	Тур.	Max.	Unit
	System Start-up Time	_	f <sub>sys</sub> =HIRC		16	—	
tsst	Wake-up from condition where $f_{\text{SYS}}$ is off	_	f <sub>sys</sub> =LIRC		2	—	tsys
ISSI	System Start-up Time Wake-up from condition where f <sub>SYS</sub> is on	_	_	2			1515
t <sub>rstd</sub>	System Reset Delay Time Reset source from Power-on reset or LVR hardware reset		RR <sub>POR</sub> =5V/ms	42	48	54	ms
	System Reset Delay Time LVRC/WDTC software reset	_	_				
	System Reset Delay Time Reset source from WDT overflow	_	_	14	16	18	ms
t <sub>SRESET</sub>	Minimum Software Reset Width to Reset		_	45	90	120	μs

Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.

2. The time units, shown by the symbols t<sub>SYS</sub> etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example t<sub>SYS</sub>=1/f<sub>SYS</sub> etc.

3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.

4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

# **Input/Output Characteristics**

							Ta=25°C	
Symbol	Parameter	٦	Test Conditions	Min.	Turn	Max.	/ I lmit	
Symbol	Parameter	VDD	Conditions		Тур.	wax.	Unit	
Vil	Input Low Voltage for I/O Ports	5V		0	—	1.5	V	
VIL				0	—	$0.2V_{\text{DD}}$	v	
/ Input Lligh Voltage for I/O Darte		5V		3.5	—	5.0	V	
VIH	Input High Voltage for I/O Ports	_		0.8V <sub>DD</sub>	_	V <sub>DD</sub>	v	
	oL Sink Current for I/O Pins	3V	N/ −0 1)/	16	32	—		
IOL		5V	Vol=0.1VDD	32	65	—	mA	
1			\/0_0\/	-4	-8	—		
Іон	Source Current for I/O Pins	5V	Voh=0.9Vdd	-8	-16	—	mA	
D	Dull high Desistance for 1/0 Dert(Note)	3V		20	60	100	kΩ	
R <sub>PH</sub>	Pull-high Resistance for I/O Port <sup>(Note)</sup>	5V		10	30	50	K12	
ILEAK	Input Leakage Current	5V	VIN=VDD or VIN=VSS	_	_	±1	μA	
t <sub>INT</sub>	External Interrupt Minimum Pulse Width		_	10	_	—	μs	

Note: The  $R_{PH}$  internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the  $R_{PH}$  value.

# **Memory Characteristics**

Ta=-40°C~85°C

Symphol	Parameter		Test Conditions	Min	Тур.	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.		Max.	
V <sub>RW</sub>	V <sub>DD</sub> for Read / Write	_	_	V <sub>DDmin</sub>	_	V <sub>DDmax</sub>	V
Flash Pro	Flash Program Memory						
t <sub>DEW</sub>	Erase / Write Cycle Time – Flash Program Memory	5V	_	_	2	3	ms
DDPGM	Programming / Erase Current on V <sub>DD</sub>	5V	—	_	_	5.0	mA
E <sub>P</sub>	Cell Endurance	_	_	100K	_	—	E/W
<b>t</b> <sub>RETD</sub>	ROM Data Retention Time	_	Ta=25°C		40	_	Year
RAM Data Memory							
V <sub>DR</sub>	RAM Data Retention Voltage	_	_	1.0		_	V

Note: "E/W" means Erase/Write times.

# LVR Electrical Characteristics


#### Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.			Unit
Symbol	Parameter	VDD	Conditions	wiin.	Тур.	Max. Un +5%	Unit
			LVR enable, voltage select 2.1V	-5%	2.1	+5%	
V <sub>LVR</sub> Low Voltage Reset Voltage	Low Voltage Report Voltage		LVR enable, voltage select 2.55V	-5%	2.55	+5%	v
	Low voltage Reset voltage	-	LVR enable, voltage select 3.15V	-5%	3.15	+5%	v
			LVR enable, voltage select 3.8V	-5%	3.8	+5%	
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	—	Ta=25°C	120	240	480	μs



# **Power-on Reset Characteristics**

							Ta=25°C
Symbol	Parameter	Test	Conditions	Min.	Тур.	Max	Unit
Symbol	Falameter	VDD	Conditions	IVIII.	тур.	Max.	Unit
VPOR	$V_{\text{DD}}$ Start Voltage to Ensure Power-on Reset	_	_	—	_	100	mV
RR <sub>POR</sub>	$V_{\mbox{\scriptsize DD}}$ Raising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	_	_	1	_		ms




# **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

# **Clocking and Pipelining**


The mian system clock, derived from HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.





#### System Clocking and Pipelining

For instructions involving branches, such as jump or call instructions, two instruction cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to firstly obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.





#### Program Counter – PC

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a nonconsecutive Program Memory address. It must be noted that only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by user.

When executing instructions requiring jumping to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc, the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter			
High Byte Low Byte (PCL)			
PC9~PC8 PCL7~PCL0			

#### **Program Counter**

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited in the present page of memory, which have




256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. The lower byte of the Program Counter is fully accessible under program control. Manipulating the PCL might cause program branching, so an extra cycle is needed to pre-fetch.

# Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 4 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching. If the stack is overflow, the first Program Counter save in the stack will be lost.



### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- · Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI




# **Flash Progam Memory**

The Program Memory is the location where the user code or program is stored. For this device the Programm Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, this Flash device offers users the flexibility to debug and develop their applications while also offering a means of field programming and updating.

### Structure

The Program Memory has a capacity of 1K×16 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries information. Table data, which can be setup in any location within the Program Memory, is addressed by separate table pointer register.



Program Memory Structure

### **Special Vectors**


Within the Program Memory, certain locations are reerved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.





### **Table Program Example**

The accompanying example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the last page which is stored there using the ORG statement. The value at this ORG statement is "300H" which refers to the start address of the last page within the 1K Program Memory of the microcontroller. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "306H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address specified by TBLP and TBHP if the "TABRDL [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRDL [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use the table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### **Table Read Program Example**

tempreg1db ?	; temporary register #1
tempreg2db ?	; temporary register #2
:	
:	
mov a,06h	; initialise table pointer - note that this address is referenced
mov tblp,a	; to the last page or the page that tbhp pointed
mov a,03h	; initialise high table pointer
mov tbhp,a	
:	
:	
tabrd tempreg1	; transfers value in table referenced by table pointer to tempreg1
	; data at program memory address "306H" transferred to
	; tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrd tempreg2	; transfers value in table referenced by table pointer to tempreg2
	; data at program memory address "305H" transferred to
	; tempreg2 and TBLH
	; in this example the data "1AH" is transferred to
	; tempreg1 and data "OFH" to register tempreg2
:	
:	
org 300h	; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch,	00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:	
:	



# In Circuit Programming

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.


As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products sup plied with the latest program releases without removal and reinsertion of the device.

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Serial Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the incircuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process the microcontroller takes control of the PA0 and PA2 I/O pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.



# **On-chip Debug Support – OCDS**

An EV chip exists for the purposes of device emulation. This EV chip device also provides an "On-Chip Debug" function to debug the device during the development process. The EV chip and the actual MCU device are almost functionally compatible except for the "On-Chip Debug" function and package type. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the actual MCU device will have no effect in the EV chip. For a more detailed OCDS description, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-chip Debug Support Clock input
VDD	VDD	Power Supply
GND	VSS	Ground

# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

# Structure


The Data Memory has a bank, which is implemented in 8-bit wide Memory. The Data Memory Bank is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory.

The address range of the Special Purpose Data Memory for the device is from 00H to 5FH while the General Purpose Data Memory address range is from 60H to BFH.

Special Purp	ose Data Memory	General Pu	rpose Data Memory
Located Bank	Bank: Address	Capacity	Bank: Address
0	0: 00H~5FH	96×8	0: 60H~BFH

Data	Memory	Summary
------	--------	---------





Data Memory Structure

### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



00H         IAR0         30H           01H         MP0         31H           02H         IAR1         32H           03H         MP1         33H           03H         MP1         33H           03H         MP1         33H           03H         MP1         33H           04H         CC         36H           05H         ACC         36H           07H         TBLP         37H           08H         TBLH         38H           09H         TBHP         39H           0AH         STATUS         3AH           0BH         SMOD         3BH           0CH         CTRL         3CH           0BH         INTC0         3EH           0FH         INTC1         3FH           10H         40H         TKT0N           11H         41H         7KC0           13H         LVRC         43H           14H         PAC         45H           15H         PAC         45H           16H         PAPU         46H           17H         PAWU         47H           18H         TKRC1		Bank 0		Bank 0
02H         IAR1         32H           03H         MP1         33H           04H         34H         34H           05H         ACC         35H           06H         PCL         36H           07H         TBLP         37H           08H         TBLH         38H           09H         TBHP         39H           0AH         STATUS         3AH           0BH         SMOD         3BH           0CH         CTRL         3CH           0CH         INTC0         3EH           0FH         INTC1         3FH           10H         40H         41H           12H         42H         42H           13H         LVRC         43H         TKTMR           14H         PA         44H         TKC0           15H         PAC         45H         TK16DL           16H         PAPU         46H         TK16DL           16H         PAPU         46H         TKMROL           18H         TBC         48H         TKMROL           18H         TBC         4BH         TKMC0           10H         TMRC         <	00H	IAR0	30H	
03H         MP1         33H           04H         34H         34H           05H         ACC         35H           06H         PCL         36H           07H         TBLP         37H           08H         TBLH         38H           09H         TBHP         39H           0AH         STATUS         3AH           0BH         SMOD         3BH           0CH         CTRL         3CH           0DH         INTEG         3DH           0EH         INTC0         3EH           0FH         INTC1         3FH           10H         40H         1H           11H         42H         42H           13H         LVRC         43H         TKTMR           14H         PAC         45H         TK16DL           16H         PAPU         46H         TK16DL           16H         PAPU         46H         TKMROL           18H         TBC         48H         TKMROL           19H         49H         TKMROL         42H           10H         TMR         4CH         TKMC0           10H         TMRC	01H	MP0	31H	
04H         34H           05H         ACC           35H         36H           07H         TBLP           37H         38H           09H         TBHP           09H         TSTUS           09H         TSTUS           09H         TKTIOS           09H         INTC0           09H         H           11H         42H           12H         42H           13H         LVRC           13H         LVRC           13H         LVRC           13H         HKM16DH           17H         PAU           18H         TKMROH <td>02H</td> <td>IAR1</td> <td>32H</td> <td></td>	02H	IAR1	32H	
O5H         ACC         35H           O6H         PCL         36H           O7H         TBLP         37H           O8H         TBLH         38H           O9H         TBHP         39H           OAH         STATUS         3AH           OBH         SMOD         3BH           OCH         CTRL         3CH           ODH         INTEG         3DH           OEH         INTCO         3EH           OFH         INTC1         3FH           10H         40H         41H           12H         42H         42H           13H         LVRC         43H         TKTMR           14H         PA         44H         TKC0           15H         PAC         45H         TK16DL           16H         PAPU         46H         TK16DL           16H         PAPU         46H         TKMROL           18H         BEC         4BH         TKMROL           19H         49H         TKMROL         4H           16H         PAVU         4FH         5H           16H         TMR         4CH         TKMROL	03H	MP1	33H	
O6H         PCL         O6H           07H         TBLP         37H           08H         TBLH         38H           09H         TBHP         39H           0AH         STATUS         3AH           08H         SMOD         3BH           0CH         CTRL         3CH           0DH         INTEG         3DH           0EH         INTC0         3EH           0FH         INTC1         3FH           10H         40H         41H           12H         42H         42H           13H         LVRC         43H         TKTMR           16H         PAC         45H         TK16DL           16H         PAPU         46H         TK16DL           16H         PAPU         46H         TKMC1           18H         48H         TKMROL         15H           19H         49H         TKM16DH         16H           19H         49H         TKMROL         15H           16H         PAPU         46H         TKMROL           10H         TMR         4CH         TKMROL           10H         TMRC         4DH         TKMC	04H		34H	
07H         TBLP         37H           08H         TBLH         38H           09H         TBHP         39H           0AH         STATUS         3AH           0BH         SMOD         3BH           0CH         CTRL         3CH           0CH         CTRL         3CH           0CH         INTEG         3DH           0EH         INTCO         3EH           0FH         INTC1         3FH           10H         40H         41H           12H         42H         42H           13H         LVRC         43H         TKTMR           14H         PA         44H         TKCO           15H         PAC         45H         TK16DL           16H         PAPU         46H         TK16DL           17H         PAWU         47H         TKC1           18H         48H         TKMROL         18H           19H         49H         TKM16DL         19H           19H         49H         TKMROL         18H           10H         TMRC         4BH         TKMC1           10H         TMRC         4DH         TKMC1 <td>05H</td> <td>ACC</td> <td>35H</td> <td></td>	05H	ACC	35H	
08H         TBLH         38H           09H         TBHP         39H           0AH         STATUS         3AH           0BH         SMOD         3BH           0CH         CTRL         3CH           0DH         INTEG         3DH           0CH         CTRL         3CH           0DH         INTEG         3DH           0CH         TKTMR         4DH           10H         40H         41H           12H         42H         42H           13H         LVRC         43H         TKTMR           14H         PA         44H         TKC0           15H         PAC         45H         TK16DL           16H         PAPU         46H         TK16DL           17H         PAWU         47H         TKC1           18H         TBC         48H         TKM6DH           17H         PAWU         47H         TKC1           18H         TBC         4BH         TKMROL           18H         TBC         4BH         TKMROL           10H         TMRC         4DH         TKMC1           10H         TMRC         4DH	06H	PCL	36H	
09H         TBHP         39H           0AH         STATUS         3AH           0BH         SMOD         3BH           0CH         CTRL         3CH           0DH         INTEG         3DH           0EH         INTCO         3EH           0FH         INTC1         3FH           10H         40H           11H         41H           12H         42H           13H         LVRC         43H           14H         PA         44H           15H         PAC         45H           16H         PAPU         46H           16H         PAPU         46H           17H         PAWU         47H           18H         48H         TKMROL           19H         49H         TKMROL           18H         TBC         4BH           18H         TMR         4CH           18H         TMR         4CH           17H         TMR         4CH           18H         TMR         4CH           18H         TMR         4CH           18H         TMR         4CH           18H	07H	TBLP	37H	
OAH         STATUS         3AH           OBH         SMOD         3BH           OCH         CTRL         3CH           ODH         INTEG         3DH           OEH         INTC0         3EH           OFH         INTC1         3FH           10H         40H           11H         41H           12H         42H           13H         LVRC         43H           14H         PA           15H         PAC         45H           16H         PAPU         46H           17H         PAWU         47H           18H         TKC1         14H           19H         49H         TKM16DH           1AH         WDTC         4AH           18H         TBC         4BH           18H         TBC         4BH           1CH         TMRC         4DH           1DH         TMRC         4DH           1DH         TMRC         4DH           1CH         TMR         5H           2H         52H         2H           23H         53H         5H           24H         5H <t< td=""><td>08H</td><td>TBLH</td><td>38H</td><td></td></t<>	08H	TBLH	38H	
0BH         SMOD         3BH           0CH         CTRL         3CH           0DH         INTEG         3DH           0EH         INTC0         3EH           0FH         INTC1         3FH           10H         40H           11H         42H           13H         LVRC         43H           14H         PA         44H           15H         PAC         45H           16H         PAPU         46H           16H         PAPU         46H           17H         PAWU         47H           18H         TKC1         18H           19H         49H         TKM16DL           18H         TBC         4BH           1CH         TMR         4CH           1CH         TMR         4CH           1CH         TMR         4CH           1CH         TMRC         4DH           1CH         TMR         4CH           1CH         TMR         4CH           1CH         TKMC1         5H           20H         50H         5H           21H         52H         52H <t< td=""><td>09H</td><td>TBHP</td><td>39H</td><td></td></t<>	09H	TBHP	39H	
OCH         CTRL         3CH           ODH         INTEG         3DH           OEH         INTC0         3EH           OFH         INTC1         3FH           10H         40H           11H         40H           12H         42H           13H         LVRC         43H           14H         PA         44H           15H         PAC         45H           16H         PAPU         46H           17H         PAWU         47H           18H         48H         TKM6DL           19H         49H         TKM6DL           18H         TMR         4CH           1CH         TMR         4CH           1CH         TMR         4CH           1CH         TMRC         4DH           1DH         TMRC         4DH           1CH         TMR         50H           21H         51H         52H           23H         53H         53H           24H         54H         55H           26H         56H         57H           27H         57H         57H           28H <t< td=""><td>0AH</td><td>STATUS</td><td>3AH</td><td></td></t<>	0AH	STATUS	3AH	
ODH         INTEG         3DH           0EH         INTC0         3EH           0FH         INTC1         3FH           10H         40H           11H         40H           12H         42H           13H         LVRC           13H         LVRC           15H         PAC           15H         PAC           15H         PAC           16H         PAPU           16H         PAQU           17H         PAWU           18H         48H           TKM16DH           17H         PAWU           48H         TKM16DH           18H         TBC           18H         TBC           18H         TBC           10H         TMRC           10H         TMRC           10H         TMRC           10H         TMRC           10H         TMRC           10H         TMRC           10H         50H           21H         51H           22H         52H           33H         53H           24H         54H           25H	0BH	SMOD	3BH	
OEH         INTCO         3EH           OFH         INTC1         3FH           10H         40H           11H         41H           12H         42H           13H         LVRC           15H         PAC           16H         PAPU           16H         PAPU           18H         48H           19H         49H           18H         48H           19H         49H           18H         48H           19H         49H           10H         TMR           10H         TMRC           10H         50H           21H         51H           22H         52H           35H         54H           11H         51H           12H         55H           26H         56H           27H         57H           28H	0CH	CTRL	3CH	
OFH         INTC1         3FH           10H         40H           11H         40H           12H         42H           13H         LVRC           13H         PA           14H         PA           15H         PAC           16H         PAPU           16H         PAPU           18H         48H           17H         PAWU           18H         48H           19H         49H           19H         49H           10H         TMR           10H         TMRC           10H         50H           21H         51H           22H         52H           33H         53H           24H         54H           25H         55H           26H         56H           27H         57H           28H         58H           20H         50H	0DH	INTEG	3DH	
10H         40H           11H         40H           11H         41H           12H         42H           13H         LVRC           13H         PAC           15H         PAC           16H         PAPU           16H         PAPU           16H         PAWU           17H         9AWU           17H         9AWU           17H         7H           18H         TBC           19H         4BH           10H         TMRC           10H         TMRC           10H         TMR           10H         50H           21H         51H	0EH	INTC0	3EH	
11H       41H         12H       42H         13H       LVRC       43H       TKTMR         14H       PA       44H       TKC0         15H       PAC       45H       TK16DL         16H       PAPU       46H       TK16DH         17H       PAWU       47H       TKC1         18H       49H       TKM16DL       49H         19H       49H       TKM16DH       49H         19H       49H       TKM16DH       49H         10H       TMR       4CH       TKMROL         10H       TMRC       4DH       TKMC1         11H       51H       52H       52H         23H       53H       53H       54H         24H       54H       55H       56H         26H       56H       56H       57H         28H       58H       58H       58H         20H       50H       50H       <	0FH	INTC1	3FH	
12H       42H         13H       LVRC       43H         14H       PA       44H         15H       PAC       45H         16H       PAPU       46H         16H       PAPU       46H         17H       PAWU       47H         18H       TKM6DL         19H       49H         18H       TKM6DH         18H       TBC         18H       TBC         18H       TBC         19H       40H         1CH       TMR         1CH       TMR         1CH       TMRC         1DH       TMRC         1DH       TKMC1         1EH       4EH         1CH       TKMC0         1DH       TMRC         4EH       52H         23H       53H         24H       52H         25H       55H         26H       56H         27H       57H         28H       58H         29H       59H         20H       50H         20H       50H         20H       50H         20H<	10H		40H	
13H         LVRC         43H         TKTMR           14H         PA         44H         TKC0           15H         PAC         45H         TK16DL           16H         PAPU         46H         TK16DH           17H         PAWU         47H         TKC1           18H         48H         TKM16DL           19H         49H         TKM16DL           19H         49H         TKM16DL           18H         TBC         4BH         TKMROL           1BH         TBC         4BH         TKMC0           1DH         TMR         4CH         TKMC1           1EH         4EH         4EH         50H           21H         50H         50H         51H           21H         53H         53H         53H           24H         54H         55H         56H           25H         55H         56H         56H           27H         57H         57H         58H           29H         59H         58H         58H           20H         50H         5CH         5CH           20H         5DH         5CH         5DH	11H		41H	
14H       PA       44H       TKC0         15H       PAC       45H       TK16DL         16H       PAPU       46H       TK16DH         17H       PAWU       47H       TKC1         18H       48H       TKM16DL         19H       49H       TKM16DL         18H       TBC       48H       TKM16DL         1BH       TBC       48H       TKMROL         1DH       TMR       4CH       TKMC0         1DH       TMRC       4DH       TKMC1         1EH       4EH       4FH       20H         20H       50H       51H       52H         23H       53H       53H       53H         24H       54H       55H       56H         25H       55H       56H       56H         27H       57H       57H       58H         29H       59H       58H       58H         20H       50H       5CH       5CH         20H       5CH       5CH       5CH         20H       5DH       5CH       5DH         20H       5DH       5CH       5DH         20H       5DH	12H		42H	
15H         PAC         45H         TK16DL           16H         PAPU         46H         TK16DH           17H         PAWU         47H         TKC1           18H         48H         TKM16DL           19H         49H         TKM16DH           1AH         WDTC         4AH         TKM00L           1BH         TBC         4BH         TKMROL           1DH         TMR         4CH         TKMC1           1DH         TMRC         4DH         TKMC1           1EH         4EH         50H         50H           21H         50H         50H         52H           23H         53H         53H         54H           25H         55H         56H         56H           26H         56H         57H         58H           29H         59H         58H         58H           20H         50H         5CH         5CH           20H         5CH         5CH         5CH           20H         5DH         5CH         5CH           20H         5DH         5CH         5CH	13H	LVRC	43H	TKTMR
16H       PAPU       46H       TK16DH         17H       PAWU       47H       TKC1         18H       48H       TKM16DL         19H       49H       TKM16DH         19H       49H       TKM16DH         18H       TBC       48H       TKMR0L         10H       TMR       4CH       TKMC0         10H       TMRC       4DH       TKMC1         1EH       4EH       50H       50H         21H       50H       50H       50H         22H       52H       53H       54H         23H       53H       55H       56H         26H       56H       57H       58H         26H       56H       59H       59H         2AH       5AH       5BH       5CH         20H       5DH       5DH       5CH         20H       5DH       5CH       5DH         2EH       5EH       5	14H	PA	44H	TKC0
17H       PAWU       47H       TKC1         18H       48H       TKM16DL         19H       49H       TKM16DH         19H       49H       TKM16DH         1AH       WDTC       4AH       TKMROL         1BH       TBC       4BH       TKMROL         1BH       TBC       4BH       TKMROL         1CH       TMR       4CH       TKMC0         1DH       TMRC       4DH       TKMC1         1EH       4EH       4EH       1         1FH       4FH       20H       50H         21H       51H       52H       3         22H       52H       53H       2         23H       53H       5       5         26H       56H       5       5         26H       56H       5       5         28H       58H       5       5         28H       5       5       5         20H       5       5       5         20H       5       5       5         20H       5       5       5         20H       5       5       5         20H </td <td>15H</td> <td>PAC</td> <td>45H</td> <td>TK16DL</td>	15H	PAC	45H	TK16DL
18H       48H       TKM16DL         19H       49H       TKM16DH         19H       49H       TKM16DH         1AH       WDTC       4AH       TKMROL         1BH       TBC       4BH       TKMROH         1CH       TMR       4CH       TKMC0         1DH       TMRC       4DH       TKMC1         1EH       4EH       50H       50H         20H       50H       50H       52H         23H       53H       53H       54H         25H       55H       56H       56H         26H       56H       56H       56H         27H       57H       57H       58H         29H       59H       59H       58H         2CH       5CH       5DH       5BH         2CH       5CH       5DH       5DH         2DH       5DH       5DH       5DH         2EH       5DH       5DH       5DH	16H	PAPU	46H	TK16DH
19H       49H       TKM16DH         1AH       WDTC       4AH       TKMR0L         1BH       TBC       4BH       TKMR0H         1CH       TMR       4CH       TKMC0         1DH       TMRC       4DH       TKMC1         1EH       4EH       4EH       1         1FH       50H       50H       1         20H       52H       52H       2         23H       53H       53H       2         23H       53H       5       1         26H       56H       5       1         26H       56H       5       1         27H       57H       5       1         28H       58H       5       1         29H       59H       5       1         20H       5       5       1         20	17H	PAWU	47H	TKC1
TAH         WDTC         4AH         TKMROL           1BH         TBC         4BH         TKMROH           1CH         TMR         4CH         TKMC0           1DH         TMRC         4DH         TKMC1           1EH         4EH         4EH           1FH         4FH         50H           21H         52H         52H           23H         53H         54H           25H         55H         56H           26H         56H         56H           27H         57H         58H           28H         58H         58H           20H         5BH         5BH           2CH         5CH         2DH           2DH         5DH         5DH	18H		48H	TKM16DL
IBH         TBC         4BH         TKMROH           1CH         TMR         4CH         TKMC0           1DH         TMRC         4DH         TKMC1           1EH         4EH         4EH         1           1EH         4EH         4FH         2           20H         50H         5         2           23H         53H         2         3           24H         54H         5         2           25H         55H         2         6           27H         57H         5         2           28H         58H         2         9           20H         5         5         5           26H         5         5         5           26H         5         5         5           26H         5         5         5           28H         5         5         5           20H         5         <	19H		49H	TKM16DH
TMR         4CH         TKMC0           1DH         TMRC         4DH         TKMC1           1EH         4EH         4EH         1           1FH         4FH         50H         2           20H         50H         51H         2           22H         52H         33H         2           23H         53H         53H         2           24H         54H         55H         2           26H         55H         2         5           26H         56H         5         2           27H         57H         5         2           28H         58H         2         9           20H         5         5         5           26H         5         5         5           26H         5         5         5           20H         5         9H         2         5           20H         5         5         5         1           20H         5         5         5         1           20H         5         5         5         1           20H         5         5         5         <	1AH	WDTC	4AH	TKMROL
TMRC         4DH         TKMC1           1EH         4EH         4EH           1FH         4FH         50H           20H         50H         51H           21H         51H         52H           23H         53H         53H           24H         54H         54H           25H         55H         56H           26H         56H         57H           28H         58H         59H           2AH         5AH         5BH           2CH         5CH         2DH           2DH         5DH         2DH           2EH         5EH         5EH	1BH	TBC	4BH	TKMROH
1EH         4EH           1FH         4FH           20H         50H           21H         51H           22H         52H           23H         53H           24H         54H           25H         55H           26H         56H           27H         57H           28H         58H           29H         59H           2AH         5AH           2BH         5BH           2CH         5CH           2DH         5DH           2EH         5EH	1CH	TMR	4CH	TKMC0
1FH       4FH         20H       50H         21H       51H         22H       52H         23H       53H         24H       54H         25H       55H         26H       56H         27H       57H         28H       58H         29H       59H         2AH       5AH         2BH       5BH         2CH       5CH         2DH       5DH         2EH       5EH	1DH	TMRC	4DH	TKMC1
20H       50H         21H       51H         22H       52H         23H       53H         24H       54H         25H       55H         26H       56H         27H       57H         28H       58H         29H       59H         2AH       5AH         2BH       5BH         2CH       5CH         2DH       5DH         2EH       5EH	1EH		4EH	
21H       51H         22H       52H         23H       53H         24H       54H         25H       55H         26H       56H         27H       57H         28H       58H         29H       59H         2AH       5AH         2BH       5BH         2CH       5CH         2DH       5DH         2EH       5EH	1FH		4FH	
22H     52H       23H     53H       24H     54H       25H     55H       26H     56H       27H     57H       28H     58H       29H     59H       2AH     5AH       2BH     5BH       2CH     5CH       2DH     5DH       2EH     5EH	20H		50H	
23H     53H       24H     54H       25H     55H       26H     56H       27H     57H       28H     58H       29H     59H       2AH     5BH       2CH     5CH       2DH     5DH       2EH     5EH	21H		51H	
24H     54H       25H     55H       26H     56H       27H     57H       28H     58H       29H     59H       2AH     5AH       2BH     5BH       2CH     5CH       2DH     5DH       2EH     5EH	22H		52H	
25H         55H           26H         56H           27H         57H           28H         58H           29H         59H           2AH         5AH           2BH         5BH           2CH         5CH           2DH         5DH           2EH         5EH	23H		53H	
26H         56H           27H         57H           28H         58H           29H         59H           2AH         5AH           2BH         5BH           2CH         5CH           2DH         5DH           2EH         5EH	24H		54H	
27H     57H       28H     58H       29H     59H       2AH     5AH       2BH     5BH       2CH     5CH       2DH     5DH       2EH     5EH	25H		55H	
28H     58H       29H     59H       2AH     5AH       2BH     5BH       2CH     5CH       2DH     5DH       2EH     5EH	26H		56H	
29H     59H       2AH     5AH       2BH     5BH       2CH     5CH       2DH     5DH       2EH     5EH	27H		57H	
2AH         5AH           2BH         5BH           2CH         5CH           2DH         5DH           2EH         5EH	28H		58H	
2BH         5BH           2CH         5CH           2DH         5DH           2EH         5EH	29H		59H	
2CH 5CH 2DH 5DH 2EH 5EH	2AH		5AH	
2DH 5DH 2EH 5EH			5BH	
2EH 5EH	2CH		5CH	
	2DH		5DH	
2FH 5FH	2EH		5EH	
	2FH		5FH	

: Unused, read as 00H

Special Purpose Data Memory Structure



# **Special Function Register**

Most of the Special Function Register details will be described in the relevant functional section. However several registers require a separate description in this section.

### Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation is using these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers directly will result in no operation.

### Memory Pointers – MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to indirectly address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address which the microcontroller directs to is the address specified by the related Memory Pointer. MP0/MP1, together with Indirect Addressing Register, IAR0/IAR1, are used to access data from Bank 0. Note that the Memory Pointers, MP0 and MP1, are both 8-bit registers and used to access the Data Memory together with their corresponding indirect addressing registers IAR0 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example

data . section 'data'	P
adres1 db?	
adres2 db?	
adres3 db?	
adres4 db?	
block db?	
code. section at 0 code	
org 00h	
start:	
mov a,04h ;	setup size of block
mov block,a	
mov a, offset adres1 ;	Accumulator loaded with first RAM address
mov mp0,a ;	setup memory pointer with first RAM address
loop:	
clr IARO ;	clear the data at address defined by MPO
inc mp0 ;	increase memory pointer
sdz block ;	check if last memory location has been cleared
jmp loop	
continue:	

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



### Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

# Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however as the register is only 8-bit wide only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

### Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

#### Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.



The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it. Note that bits 3~0 of the STATUS register are both readable and writeable bits.

#### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	то	PDF	OV	Z	AC	С
R/W	—	—	R	R	R/W	R/W	R/W	R/W
POR	—	—	0	0	х	х	х	х

"x": unknown

Bit 7~6	Unimplemented, read as "0"
Bit 5	TO: Watchdog Time-Out flag

TO: Watchdog Time-Out flag0: After power up or executing the "CLR WDT" or "HALT" instruction1: A watchdog time-out occurred

Bit 4	<b>PDF</b> : Power down flag 0: After power up or executing the "CLR WDT" instruction 1: By executing the "HALT" instruction
Bit 3	<ul><li>OV: Overflow flag</li><li>0: No overflow</li><li>1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa</li></ul>
Bit 2	<ul><li>Z: Zero flag</li><li>0: The result of an arithmetic or logical operation is not zero</li><li>1: The result of an arithmetic or logical operation is zero</li></ul>
Bit 1	<ul> <li>AC: Auxiliary flag</li> <li>0: No auxiliary carry</li> <li>1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction</li> </ul>
Bit 0	<ul> <li>C: Carry flag</li> <li>0: No carry-out</li> <li>1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation</li> </ul>



# Systen Control Register – CTRL

# CTRL Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON		_	_		LVRF	LRF	WRF
R/W	R/W		_	_		R/W	R/W	R/W
POR	0	—	—	—		х	0	0
Bit 7	<b>FSYSO</b> 0: Disa 1: Enal		ol in IDLE	mode			">	(": unknow
Bit 6~3	Unimple	mented, rea	ad as "0"					
Bit 2	LVRF: I 0: Not 1: Acti		on reset flag	5				
	This bit o	can be clear	red to "0", l	out can not	be set to "1	".		
Bit 1	0: Not		register sof	tware reset	flag			
	1: Acti	ve						
		ve can be clear	red to "0", 1	out can not	be set to "1	".		
Bit 0	This bit o	can be clear /DT contro active	· · · · · ·			".		

# Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through the application program and relevant control registers.

# **Oscillator Overview**

The device includes two internal oscillators, a low speed oscillator and a high speed oscillator. Both can be chosen as the clock source for the main system clock however the slow speed oscillator is also used as a clock source for other functions such as the Watchdog Timer, Time Base and Timer/Event Counter. Both oscillators require no external components for their implementation. All oscillator options are selected using registers. The high speed oscillator provides higher performance but carries with it the disadvantage of higher power requirements, while the opposite is of course true for the low speed oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimise the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Freq.
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz


#### **Oscillator Types**

24



### System Clock Configuratios

There are two system oscillators, one high speed oscillator and one low speed oscillator. The high speed oscillator is a fully internal 8MHz RC oscillator. The low speed oscillator is a fully internal 32kHz RC oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK bit and CKS2~CKS0 bits in the SMOD register and as the system clock can be dynamically selected.



System Clock Configurations

# Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuit is used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

### Internal 32kHZ Oscillator – LIRC

The LIRC is a fully self-contained free running on-chip RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. After power on this LIRC oscillator will be permanently enabled; there is no provision to disable the oscillator using register bits.




# **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course, versa, lower speed clocks reduce current consumption. As Holtek has provided this device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

#### System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency  $f_{\rm H}$  or low frequency  $f_{SUB}$  source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from the HIRC oscillator. The low speed system clock source can be sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\rm H}/2~f_{\rm H}/64$ .



#### **Device Clock Configurations**

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillation will stop to conserve the power. Thus there is no  $f_H \sim f_H/64$  clock source for use by the peripheral circuits.



# **Control Register**

A single register, SMOD, is used for overall control of the internal clocks within the device.

# SMOD Register

Bit	7	6	5	4	3	2	1	0				
Name	CKS2	CKS1	CKS0		LTO	НТО	IDLEN	HLCLK				
R/W	R/W	R/W	R/W		R	R	R/W	R/W				
POR	0	0	0		0	0	1	1				
3it 7~5	$\begin{array}{c} 000: f_{S}\\ 001: f_{S}\\ 010: f_{F}\\ 011: f_{F}\\ 100: f_{F}\\ 101: f_{F}\\ 110: f_{F}\\ 111: f_{H}\\ 111: f_{H}\\ These  th \end{array}$	BUB (fLIRC) UUB (fLIRC) 1/64 1/32 1/16 1/8 1/4 1/2 UUB (fLIRC) 1/64 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2	used to se	lect which		ed as the s	ystem clocl					
		These three bits are used to select which clock is used as the system clock source. In addition to the system clock source, which can be LIRC, a divided version of the high speed system oscillator can also be chosen as the system clock source.										
Bit 4		emented, rea		o be chose	ii us the syst	tern eroek s	ouree.					
Bit 3	-	ow speed sy ready		ator ready	flag							
	This is the low speed system oscillator ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will be low when in the SLEEP Mode but after a wake-up has occurred, the flag will change to a high level after 1~2 clock cycles if the LIRC oscillator is used.											
Bit 2	<ul> <li>HTO: High speed system oscillator ready flag</li> <li>0: Not ready</li> <li>1: Ready</li> <li>This is the high speed system oscillator ready flag which indicates when the high speed system oscillator is stable after a wake-up has occurred. The flag will be low when</li> </ul>											
	the SLEEP or IDLE0 Mode but after power on reset or a wake-up has occurred, the flag will change to a high level after 1024 clock cycles if the HIRC oscillator is used.											
Bit 1	<b>IDLEN</b> : 0: Disa 1: Ena		le Control									
	This is the IDLE Mode Control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the device will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running but the system clock will continue to keep the peripheral functions operational, if FSYSON bit is high. If FSYSON bit is low, the CPU and the system clock will all stop in IDLE0 mode. If the bit is low the device will enter the SLEEP Mode when a HALT instruction is executed.											
3it 0	$\begin{array}{c} 0: \ f_{\rm H}/2 \\ 1: \ f_{\rm H} \\ \text{This bit} \\ \text{system c} \\ f_{\rm H}/64 \ \text{or} \end{array}$	clock. When f <sub>SUB</sub> clock	E <sub>SUB</sub> elect if the n the bit is	$f_H$ clock c high the $f_f$ ected. Whe	r the $f_H/2 \sim$ a clock will n system cl	be selected ock switche	d and if lov es from the	w the $f_H/2$ $f_H$ clock				



# System Operation Modes

There are five different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining three modes, the SLEEP, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation Made	Description							
Operation Mode	CPU	fsys	fsuв	fs				
FAST Mode	On	f <sub>H</sub> ∼f <sub>H</sub> /64	On	On				
SLOW Mode	On	fsuв	On	On				
IDLE0 Mode	Off	Off	On	On				
IDLE1 Mode	Off	On	On	On				
SLEEP Mode	Off	Off	On	On				

#### **FAST Mode**

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode allows the microcontroller to operate normally with a clock source that will come from the HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be sourced from the low speed oscillator, the LIRC. Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode,  $f_{\rm H}$  is off.

#### SLEEP Mode

The SLEEP Mode is entered when an HALT instruction is executed and the IDLEN bit in the SMOD register is low. In the SLEEP mode the CPU will be stopped. However the  $f_{SUB}$  and  $f_{S}$  clocks will continue to operate because the Watchdog Timer function is always enabled and its clock source is from  $f_{SUB}$ .

#### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU but some peripheral functions will remain operational such as the Watchdog Timer and Timer/Event Counter. In the IDLE0 Mode, the system oscillator will be stopped and the Watchdog Timer clock,  $f_s$ , will be still on.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational such as the Watchdog Timer and Timer/Event Counter. In the IDLE1 Mode, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator. In the IDLE1 Mode the Watchdog Timer clock,  $f_s$ , will be on.




# **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the CTRL register.

When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source,  $f_{\rm H}$ , to the clock source,  $f_{\rm H}/2 \sim f_{\rm H}/64$  or  $f_{\rm SUB}$ . If the clock is from the  $f_{\rm SUB}$ , the high speed clock source will stop running to conserve power. When this happens it must be noted that the  $f_{\rm H}/16$  and  $f_{\rm H}/64$  internal clock sources will also stop running, which may affect the operation of other internal functions such as the Timer/Event Counter. The accompanying flowchart shows what happens when the device moves between the various operating modes.






#### FAST Mode to SLOW Mode Switching


When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the HLCLK bit to "0" and set the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.



#### SLOW Mode to FAST Mode Switching

In SLOW Mode the system uses the LIRC low speed system oscillator. To switch back to the FAST Mode, where the high speed system oscillator is used, the HLCLK bit should be set to "1" or HLCLK bit is "0", but CKS2~CKS0 is set to "010", "011", "100", "101", "110" or "111". As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked.





### Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT is on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT will remain with the clock source coming from the  $f_{SUB}$  clock.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

#### Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register is equal to "1" and the FSYSON bit in CTRL register is equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the Time Base clock and  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

# Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register is equal to "1" and the FSYSON bit in CTRL register is equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock and  $f_{SUB}$  clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.



#### Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if using the LIRC oscillator.

In the IDLE1 Mode the system oscillator is on, if the system oscillator is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred microamps.

#### Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- · A WDT overflow

If the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although this wake-up method will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

#### **Programming Considerations**

The high speed and low speed oscillators both use the same SST counter. For example, if the system is woken up from the SLEEP Mode the HIRC oscillator needs to start-up from an off state.

If the device is woken up from the SLEEP Mode to the FAST Mode, the high speed system oscillator needs an SST period. The device will execute the first instruction after HTO is high.



# Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

### Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock  $f_{SUB}$ , which is sourced from the LIRC oscillator. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate period frequency of 32kHz at a supply voltage of 5V.

However, it should be noted that this specified internal clock period can vary with  $V_{\text{DD}}$ , temperature and process variations.

### Watchdog Timer Control Register

A single register, WDTC, controls the required time out period as well as the enable and reset operation.

#### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT Software control

01010/10101: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time,  $t_{\text{SRESET}}$  and the WRF bit in the CTRL register will be set high.

#### Bit 2~0 WS2~WS0: WDT time-out period selection

$000: 2^8/f_s$
$001: 2^{10}/f_s$
010: $2^{12}/f_s$
$011: 2^{14}/f_s$
$100: 2^{15}/f_s$
$101: 2^{16}/f_s$
110: $2^{17}/f_s$
$111: 2^{18}/f_s$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

#### CTRL Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	—	—	—	—	LVRF	LRF	WRF
R/W	R/W	_	_	—	—	R/W	R/W	R/W
POR	0	_	_	_	_	х	0	0

"x": unknown

Bit 7,  $2 \sim 1$  Decribed in other section

Bit 6~3 Unimplemented, read as "0"

Bit 0 WRF: WDT control register software reset flag

- 0: Not active
  - 1: Active

This bit can be cleared to "0", but can not be set to "1".



### Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions.

If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable and reset control of the Watchdog Timer. The WDT function will be enabled if the WE4~WE0 bits are equal to 01010B or 10101B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have a value of 01010B.


WDT Function
Enable
Reset MCU

Watchdog Timer Enable/Reset Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT software reset, which means a certain value is written into the WE4~WE0 bit filed except 01010B and 10101B, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

To clear the Watchdog Timer is to use the single "CLR WDT" instruction. A simple execution of "CLR WDT" will clear the WDT.

The maximum time out period is when the  $2^{18}$  division ratio is selected. As an example, with the LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ration.





# **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some pre-determined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, is implemented in situations where the power supply voltage falls below a certain threshold.

#### **Reset Functions**

There are four ways in which a microcontroller reset can occur, through events occurring both internally:

#### **Power-on Reset**


The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



#### Low Voltage Reset – LVR

The microcontrollers contain a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled with a specific LVR voltage,  $V_{LVR}$ . If the supply voltage of the device drops to within a range of 0.9V~ $V_{LVR}$  such as might occur when changing a battery, the LVR will automatically reset the device internally and the LVRF bit in the CTRL register will also be set to "1".

The LVR includes the following specifications: For a valid LVR signal, a low voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for greater than the value  $t_{LVR}$  specified in the LVR Electrical Characteristics. If the low voltage state does not exceed  $t_{LVR}$ , the LVR will ignore it and will not perform a reset function. The actual  $V_{LVR}$  is set by the LVS7~LVS0 bits in the LVRC register. If the LVS7~LVS0 bits are changed to some certain values by the environmental noise, the LVR will reset the device after a delay time,  $t_{SRESET}$ . When this happens, the LRF bit in the CTRL register will be set to 1. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the power down mode.





#### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	0	1	0	1

Bit  $7 \sim 0$  LVS7 ~ LVS0: LVR Voltage Select control

01010101: 2.1V (default)

00110011: 2.55V

10011001: 3.15V

10101010: 3.8V

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by the defined LVR voltage value above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the defined LVR value above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t<sub>SRESET</sub>. However in this situation the register contents will be reset to the POR value.

#### CTRL Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	—	—	—	LVRF	LRF	WRF
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	—	—	—	—	х	0	0

"x": unknown

Bit 7	Decribed in	other section

Bit 6~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag 0: Not active

1: Active

This bit can be cleared to "0", but can not be set to "1".

Bit 1 LRF: LVR Control register software reset flag 0: Not active 1: Active This bit can be cleared to "0", but can not be set to "1".

Bit 0 Decribed in other section

# Watchdog Time-out Reset during Normal Operation

The Watchdog time-out flag TO will be set to "1" when Watchdog time-out Reset during normal operation.


WDT Time-out	1
	◆ tRSTD + tSST
Internal Reset	

WDT Time-out Reset during Normal Operation Timing Chart

# Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.





## **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Base	Clear after reset, WDT begins counting
Timer/Event Counter	Timer Counter will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects the microcontroller internal registers.

Register	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0				
MP0	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
IAR1				
MP1	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
ACC	XXXX XXXX	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	XXXX XXXX	uuuu uuuu	uuuu uuuu
ТВНР	x x	X X	u u	u u
STATUS	00 x x x x	00 xxxx	1u uuuu	11 uuuu
SMOD	000-0011	000-0011	000-0011	uuu- uuuu
CTRL	0 x 0 0	0100	0 x 0 0	uuuu
INTEG	00	00	00	u u
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	00-	00-	00-	uu-
LVRC	0101 0101	uuuu uuuu	0101 0101	uuuu uuuu
PA	1111	1111	1111	uuuu

Register	Power On Reset		WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PAC	1111	1111	1111	uuuu
PAPU	0000	0000	0000	uuuu
PAWU	0000	0000	0000	uuuu
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu
ТВС	00	00	00	uu
TMR	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMRC	00-000	00-000	00-000	uu -uuu
TKTMR	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТКС0	-000 0000	-000 0000	-000 0000	-uuu uuuu
TK16DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TK16DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKC1	1 1	11	11	uu
TKM16DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM16DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKMROL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKMROH	00	00	00	uu
ТКМС0	-00-0000	-00-0000	-00-0000	-uu- uuuu
TKMC1	0-0000	0-0000	0-0000	u-uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

## Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. Most pins can have either an input or output designation under user program control. Additionally, as there are pull-high resistors and wake-up software configurations, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port name PA. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
PAWU	_	—	—	_	PAWU3	PAWU2	PAWU1	PAWU0			
PAPU	_	—	—	—	PAPU3	PAPU2	PAPU1	PAPU0			
PAC	_	—	—	—	PAC3	PAC2	PAC1	PAC0			
PA			_	—	PA3	PA2	PA1	PA0			

"—": Unimplemented, read as "0"

I/O Logic Function Register List



## **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using register PAPU etc.and are implemented using weak PMOS transistors.

#### PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	PAPU3	PAPU2	PAPU1	PAPU0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	_			_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 PAPU3~PAPU0: PA3~PA0 pull-high resistor control 0: Disable 1: Enable

## Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	—	PAWU3	PAWU2	PAWU1	PAWU0
R/W	—	_	_	—	R/W	R/W	R/W	R/W
POR	—		_	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 PAWU3~PAWU0: PA3~PA0 wake-up function control

## I/O Port Control Registers

The I/O port has its own control register known as PAC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O port is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

<sup>0:</sup> Disable

<sup>1:</sup> Enable



#### PAC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	PAC3	PAC2	PAC1	PAC0
R/W	_	—	_	—	R/W	R/W	R/W	R/W
POR	—			—	1	1	1	1

Bit 7~4 Unimplemented, read as "0"


Bit 3~0 PAC3~PAC0: PA3~PA0 Input/Output Control

0: Output

1: Input

#### **I/O Pin Structures**

The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



#### **Programming Considerations**

Within the user program, one of the things first to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set to high. This means that all I/O pins will be defaulted to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.


Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



## **Timer/Event Counter**

The provision of timers form an important part of any microcontroller, giving the designer a means of carrying out time related functions. The device contains an 8-bit timer. And the provision of an internal prescaler to the clock circuitry on gives added range to the timer.

There are two types of registers related to the Timer/Event Counter. The first is the register that contains the actual value of the timer and into which an initial value can be preloaded. Reading from this register retrieves the contents of the Timer/Event Counter. The second type of associated register is the Timer Control Register which defines the timer options and determines how the timer is to be used.



Timer/Event Counter

## **Configuring the Timer/Event Counter Input Clock Source**

The Timer/Event Counter clock source can originate from either  $f_{SYS}$  or the  $f_{SUB}$  Oscillator, the choice of which is determined by the TS bit in the TMRC register. This internal clock source is first divided by a prescaler, the division ratio of which is conditioned by the Timer Control Register bits TPSC0~TPSC2.

## Timer Register – TMR

The timer register TMR is a special function register located in the Special Purpose Data Memory and is the place where the actual timer value is stored. The value in the timer register increases by one each time an internal clock pulse is received. The timer will count from the initial value loaded by the preload register to the full count of FFH for the 8-bit Timer/Event Counter, at which point the timer overflows and an internal interrupt signal is generated. The timer value will then reset with the initial preload register value and continue counting.

Note that to achieve a maximum full range count of FFH, the preload register must first be cleared to all zeros. Note that if the Timer/Event Counter is in an OFF condition and data is written to its preload register, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload data register during this period will remain in the preload register and will only be written into the actual counter the next time an overflow occurs.

## Timer Control Register – TMRC

It is the Timer Control Register together with its timer register that controls the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the Timer Control Register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

The timer-on bit, which is bit 4 of the Timer Control Register and known as TON bit, provides the basic on/off control of the timer. Setting the bit high allows the counter to run. Clearing the bit stops the counter. Bits 0~2 of the TMRC register determine the division ratio of the input clock prescaler. In addition, the bit TS is used to select the internal clock source.



#### TMRC Register

-	5								
Bit	7	6	5	4	3	2	1	0	
Name	—	—	TS	TON	—	TPSC2	TPSC1	TPSC0	
R/W	_	_	R/W	R/W	—	R/W	R/W	R/W	
POR	—	—	0	0	—	0	0	0	
Bit 7~6	Unimple	emented, re	ad as "0"						
Bit 5	<b>TS</b> : Tim 0: f <sub>SYS</sub> 1: f <sub>SUB</sub>		ounter Cloc	k Source					
Bit 4	<b>TON</b> : Tr 0: Disa 1: Ena	able	Counter Co	ounting Ena	ıble				
Bit 3	Unimple	emented, re	ad as "0"						
Bit 2~0	TPSC2~	-TPSC0: T	imer presca	ler rate sele	ection				
		ternal clocl							
	000: f <sub>1</sub>	"P							
	001: f <sub>1</sub>	<sub>TP</sub> /2							
	010: f <sub>1</sub>	<sub>P</sub> /4							
	011: f <sub>1</sub>	011: f <sub>TP</sub> /8							
	100: f <sub>1</sub>	<sub>TP</sub> /16							
	101: f <sub>1</sub>	<sub>TP</sub> /32							
	110: f <sub>1</sub>								
	111: f <sub>T</sub>	<sub>P</sub> /128							

## Timer/Event Counter Operation

The Timer/Event Counter can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter overflows. The internal clock is used as the timer clock. The timer input clock is either  $f_{SYS}$  or the  $f_{SUB}$  Oscillator. However, this timer clock source is further divided by a prescaler, the value of which is determined by the bits TPSC0~TPSC2 in the Timer Control Register. The timer-on bit, TON must be set high to enable the timer to run. Each time when an internal clock high to low transition occurs, the timer will reload the value already loaded into the preload register and continues counting. A timer overflow condition and corresponding internal interrupt is one of the wake-up sources, however, the internal interrupts can be disabled by ensuring that the TE bit of the INTC0 register are reset to zero.

#### Prescaler

Bits TPSC0~TPSC2 of the TMRC register can be used to define a division ratio for the internal clock source of the Timer/Event Counter enabling longer time out periods to be setup.

## **Programming Consideration**

When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid errors, however as this may result in a counting error, this should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialized before using them for the first time. The associated timer enable bits in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The edge select, timer mode and clock source control bits in timer control register must also be correctly set to ensure the timer is properly configured for the required application. It is also important to ensure that an initial value is first loaded into the timer registers before the timer is switched on; this is because after power-on the initial values of the timer registers are unknown.

After the timer has been initialized the timer can be turned on and off by controlling the enable bit in the timer control register. When the Timer/Event Counter overflows, its corresponding interrupt request flag in the interrupt control register will be set. If the Timer/Event Counter interrupt is enabled this will in turn generate an interrupt signal. However irrespective of whether the interrupts are enabled or not, a Timer/Event Counter overflow will also generate a wake-up signal if the device is in a Power-down condition. This situation may occur if the Timer/Event Counter is in the Event Counting Mode and if the external signal continues to change state. In such a case, the Timer/Event Counter will continue to count these external events and if an overflow occurs the device will be woken up from its Power-down condition. To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the "HALT" instruction to enter the IDLE/SLEEP Mode.

## **Touch Key Function**

The device provides multiple touch key functions. The touch key function is fully integrated and requires no external components, allowing touch key functions to be implemented by the simple manipulation of internal registers.

## **Touch Key Structure**

The touch keys are pin-shared with the I/O pins, with the desired function chosen via the corresponding selection register bits. Keys are organised into one group, known as a module. The module is a fully independent set of two Touch Keys and each Touch Key has its own oscillator. The module contains its own control logic circuits and register set.

2 KEY1~KEY2 PA1, PA3	Total Key Number	Touch Key	Shared I/O Pin
	2	KEY1~KEY2	PA1, PA3

**Touch Key Structure** 

## Touch Key Register Definition

The touch key module, which contains two touch key functions, has its own suite registers. The following table shows the register set for the touch key module.

Register Name	Description
TKTMR	Touch key time slot 8-bit counter preload register
TKC0	Touch key function control register 0
TKC1	Touch key function control register 1
TK16DL	Touch key function 16-bit counter low byte
TK16DH	Touch key function 16-bit counter high byte
TKM16DL	Touch key module 16-bit C/F counter low byte
TKM16DH	Touch key module 16-bit C/F counter high byte
TKMROL	Touch key module reference oscillator capacitor select low byte
TKMROH	Touch key module reference oscillator capacitor select high byte
TKMC0	Touch key module control register 0
TKMC1	Touch key module control register 1

#### **Touch Key Function Register Definition**

Register	Bit									
Name	7	6	5	4	3	2	1	0		
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0		
TKC0	—	TKRCOV	TKST	TKCFOV	TK16OV	D2	TK16S1	TK16S0		
TKC1	—	—	—	—	—	—	TKFS1	TKFS0		
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0		
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8		
TKM16DL	D7	D6	D5	D4	D3	D2	D1	D0		
TKM16DH	D15	D14	D13	D12	D11	D10	D9	D8		
TKMROL	D7	D6	D5	D4	D3	D2	D1	D0		
TKMROH	—	—	—	—	—	—	D9	D8		
TKMC0	—	MMXS	MDFEN	—	MSOFC	MSOF2	MSOF1	MSOF0		
TKMC1	MTSS		MROEN	MKOEN	_		MK2IO	MK1IO		

Touch Key Function Register List

#### TKTMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: Touch key time slot 8-bit counter preload register

The touch key time slot counter preload register is used to determine the touch key time slot overflow time. The time slot unit period is obtained by a 5-bit counter and equal to 32 time slot clock cycles. Therefore, the time slot counter overflow time is equal to the following equation shown.

Time slot counter overflow time =  $(256 - TKTMR[7:0]) \times 32t_{TSC}$ , where  $t_{TSC}$  is the time slot counter clock period.

#### TKC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	TKRCOV	TKST	TKCFOV	TK16OV	D2	TK16S1	TK16S0
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6

**TKRCOV**: Touch key time slot counter overflow flag 0: No overflow occurs

1: Overflow occurs

This bit can be accessed by application program. When this bit is set by touch key time slot counter overflow, the corresponding touch key interrupt request flag will be set. However, if this bit is set by application program, the touch key interrupt request flag will not be affected. Therefore, this bit cannot be set by application program but must be cleared to 0 by application program.

If the module time slot counter overflows, the TKRCOV bit and the Touch Key Interrupt request flag, TKMF, will be set and the module key oscillators and reference oscillators will automatically stop. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.



Bit 5	<b>TKST</b> : Touch key detection Start control 0: Stopped or no operation 0→1: Start detection
	The touch key module 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.
Bit 4	<b>TKCFOV</b> : Touch key module 16-bit C/F counter overflow flag 0: Not overflow occurs 1: Overflow occurs
	This bit is set high by the touch key module 16-bit C/F counter overflow and must be cleared to 0 by application programs.
Bit 3	<b>TK16OV</b> : Touch key function 16-bit counter overflow flag 0: No overflow occurs 1: Overflow occurs
	This bit is set high by the touch key function 16-bit counter overflow and must be cleared to 0 by application programs.
Bit 2	D2: Reserved, cannot be used
Bit 1~0	<b>TK16S1~TK16S0</b> : Touch key function 16-bit counter clock source select 00: f <sub>SYS</sub>
	01: f <sub>SYS</sub> /2 10: f <sub>SYS</sub> /4
	$10.15Y5 + 11: f_{SYS}/8$

## TKC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	_	—	—	TKFS1	TKFS0
R/W	_	—	—	_	—	—	R/W	R/W
POR	—	—	—	—	—	—	1	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TKFS1~TKFS0**: Touch Key oscillator and Reference oscillator frequency select 00: 1MHz

· · ·	
01:	3MHz
10:	7MHz
11:	11MHz

## • TK16DH/TK16DL – Touch Key Function 16-bit Counter Register Pair

Register		TK16DH							TK16DL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key function 16-bit counter value. This 16-bit counter can be used to calibrate the reference or key oscillator frequency. When the touch key time slot counter overflows, this 16-bit counter will be stopped and the counter content will be unchanged. This register pair will be cleared to zero when the TKST bit is set low.

THUR TO BI			<u> </u>	ouoi						000		.ogic		un		
Register		TKM16DH						TKM16DL								
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## • TKM16DH/TKM16DL – Touch Key Module 16-bit C/F Counter Register Pair

This register pair is used to store the touch key module 16-bit C/F counter value. This 16-bit C/F counter will be stopped and the counter content will be kept unchanged when the touch key time slot counter overflows. This register pair will be cleared to zero when the TKST bit is set low.

## • TKMROH/TKMROL – Touch Key Module Reference Oscillator Capacitor Select Register Pair

Register	egister TKMROH						TKMROL									
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	—	_	—	—	—	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	—	—	—	—	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module reference oscillator capacitor value.

The reference oscillator internal capacitor value =  $(TKMRO[9:0] \times 50 pF) / 1024$ 

## TKMC0 Register

Bit	7	6	5	4	3	2	1	0				
Name		MMXS	MDFEN		MSOFC	MSOF2	MSOF1	MSOF0				
R/W	_	R/W	R/W	_	R/W	R/W	R/W	R/W				
POR	—	0	0	—	0	0	0	0				
Bit 7	Unimple	Unimplemented, read as "0"										
Bit 6	MMXS: Multiplexer Key Select 0: KEY1 1: KEY2											
Bit 5	<ul> <li>MDFEN: Touch key module multi-frequency control</li> <li>0: Disable</li> <li>1: Enable</li> <li>This bit is used to control the touch key oscillator frequency doubling function. When this bit is set to 1, the key oscillator frequency will be doubled.</li> </ul>											
Bit 4	Unimplemented, read as "0"											
Bit 3	<ul> <li>Unimplemented, read as "0"</li> <li>MSOFC: Touch key module C/F oscillator frequency hopping function control select 0: Controlled by the MSOF2~MSOF0</li> <li>1: Controlled by hardware circuit</li> <li>This bit is used to select the touch key oscillator frequency hopping function control method. When this bit is set to 1, the key oscillator frequency hopping function is controlled by the hardware circuit regardless of the MSOF2~MSOF0 bits value.</li> </ul>											
Bit 2~0	frequence 000: 1 001: 1 010: 1 011: 1 100: 1 101: 1 110: 1	~ <b>MSOF0</b> : y select (M .020MHz .040MHz .059MHz .074MHz .085MHz .099MHz .111MHz .125MHz		module Ref	ference and	Key oscilla	ators hoppin	ıg				




These bits are used to select the touch key oscillator frequency for the hopping function. Note that these bits are only available when the MSOFC bit is cleared to 0. The frequency mentioned here will be changed when the external or internal capacitor is with different values. If the touch key operates at 1MHz frequency, users can adjust the frequency in scale when any other frequency is selected.

#### TKMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	MTSS	_	MROEN	MKOEN	_	_	MK2IO	MK1IO
R/W	R/W		R/W	R/W			R/W	R/W
POR	0		0	0		_	0	0
Bit 7		ch key mod		e slot count ce oscillato		urce select		
Bit 6	Unimple	emented, rea	ad as "0"					
Bit 5	MROEN 0: Disa 1: Enal	able	ey module F	Reference o	scillator en	able control	l	
Bit 4	MKOEN 0: Disa 1: Enal	able	ey module I	Key oscillat	or enable c	ontrol		
Bit 3~2	Unimple	mented, rea	ad as "0"					
Bit 1	0: I/O	: I/O Pin or ch key inpu	5	2 Function	n Select			
Bit 0	0: I/O	: I/O Pin or ch key inpu		1 Function	n Select			

## Touch Key Operation

When a finger touches or is in proximity to a touch pad, the capacitance of the pad will increase. By using this capacitance variation to change slightly the frequency of the internal sense oscillator, touch actions can be sensed by measuring these frequency changes. Using an internal programmable divider the reference clock is used to generate a fixed time period. By counting a number of generated clock cycles from the sense oscillator during this fixed time period touch key actions can be determined.



Touch Key Scan Mode Timing Diagram

The touch key module contains two touch key inputs which are shared with logical I/O pins, and the desired function is selected using register bits. Each touch key has its own independent sense oscillator. Therefore, there are two sense oscillators within the touch key module.

During this reference clock fixed interval, the number of clock cycles generated by the sense oscillator is measured, and it is this value that is used to determine if a touch action has been made or not. At the end of the fixed reference clock time interval a Touch Key interrupt signal will be generated.

The touch key module use the started signal, TKST, in the TKC0 register. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter in the module will be automatically cleared when the TKST bit is cleared to zero, but the 8-bit programmable time slot counter will not be cleared. The overflow time is setup by user. When the TKST bit changes from low to high, the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched on.

The key oscillator and reference oscillator in the module will be automatically stopped and the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched off when the time slot counter overflows. The clock source for the time slot counter is sourced from the reference oscillator or  $f_{SYS}/4$  which is selected using the MTSS bit in the TKMC1 register. The reference oscillator and key oscillator will be enabled by setting the MROEN and MKOEN bits in the TKMC1 register.

When the time slot counter in the touch key module overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled.

The touch key module consists of two touch keys, KEY1~KEY2.

## **Touch Key Interrupt**

The touch key only has single interrupt, when the time slot counter in the touch key module overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled. The 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter in the module will be automatically cleared. More details regarding the touch key interrupt is located in the interrupt section of the datasheet.

#### **Programming Considerations**

After the relevant registers are setup, the touch key detection process is initiated by changing the TKST bit from low to high. This will enable and synchronise all relevant oscillators. The TKRCOV flag which is the time slot counter flag will go high when the counter overflows. When this happens an interrupt signal will be generated. As the TKRCOV flag will not be automatically cleared, it has to be cleared by the application program.

The TKCFOV flag which is the 16-bit C/F counter overflow flag will go high when any of the Touch Key Module 16-bit C/F counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

The TK16OV flag which is the 16-bit counter overflow flag will go high when the 16-bit counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

When the external touch key size and layout are defined, their related capacitances will then determine the sensor oscillator frequency.



## Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a touch action or Timer/Event Counter overflow requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains an external interrupt and several internal interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the Touch Keys, Timer/Event Counter and Time Base.

## Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into two categories. The first is the INTCO~INTC1 registers which setup the primary interrupts, the second is the INTEG register which setups the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual interrupts as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag
Global	EMI	—
INT Pin	INTE	INTF
Touch Key Module	TKME	TKMF
Timer/Event Counter	TE	TF
Time Base	TBE	TBF

Register		Bit											
Name	7	6	5	4	3	2	1	0					
INTEG	_						INTS1	INTS0					
INTC0	_	TF	TKMF	INTF	TE	TKME	INTE	EMI					
INTC1	—	—	TBF	—		—	TBE	—					

#### Interrupt Register Bit Naming Conventions

#### Interrupt Register Contents

## INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	INTS1	INTS0
R/W	—	—	—	—	—	—	R/W	R/W
POR	_			_			0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: Interrupt edge control for INT pin

- 00: Disable
  - 01: Rising edge
  - 10: Falling edge
  - 11: Both rising and falling edges



## INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name		TF	TKMF	INTF	TE	TKME	INTE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0
Bit 7	Unimple	mented, rea	ad as "0"					
Bit 6	<b>TF</b> : Timer/Event Counter interrupt request Flag 0: No request 1: Interrupt request							
Bit 5	0: No 1	Touch Key request rrupt reques		terrupt requ	lest flag			
Bit 4	INTF: INT pin interrupt request flag 0: No request 1: Interrupt request							
Bit 3	<b>TE</b> : Timer/Event Counter interrupt control 0: Disable 1: Enable							
Bit 2	<b>TKME</b> : Touch Key module interrupt control 0: Disable 1: Enable							
Bit 1	INTE: INT interrupt control 0: Disable 1: Enable							
Bit 0	<b>EMI</b> : Gl 0: Disa 1: Ena		ipt control					
NTC1 Re	gister							
Bit	7	6	5	4	3	2	1	0
Name	_		TBF	_	_	_	TBE	_

DIL	1	Ö	Э	4	ు	<b>_</b>	Ĩ	U
Name	—	—	TBF	—	—	_	TBE	—
R/W	—	—	R/W	—	—	_	R/W	—
POR	_	_	0	—	—	_	0	—

Bit 7~6	Unimplemented, read as "0"
Bit 5	<b>TBF</b> : Time Base interrupt request flag 0: No request
	1: Interrupt request
Bit 4~2	Unimplemented, read as "0"
Bit 1	<b>TBE</b> : Time Base interrupt control 0: Disable 1: Enable
Bit 0	Unimplemented, read as "0"



#### Interrupt Operation


When the conditions for an interrupt event occur, such as a Touch Key Counter overflow, Timer/ Event Counter overflow, etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP instruction which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. These interrupt sources have their own individual vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented.

If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



## External Interrupt

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INTE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if the external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

## **Touch Key Interrupt**

For a Touch Key interrupt to occur, the global interrupt enable bit, EMI, and the corresponding Touch Key interrupt enable TKME must be first set. An actual Touch Key interrupt will take place when the Touch Key request flag, TKMF, is set, a situation that will occur when the time slot counter in the relevant Touch Key module overflows. When the interrupt is enabled, the stack is not full and the Touch Key time slot counter overflow occurs, a subroutine call to the relevant Touch Key interrupt vector, will take place. When the interrupt is serviced, the Touch Key interrupt request flag, TKMF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.




### **Timer/Event Counter Interrupt**


For a Timer/Event Counter interrupt to occur, the global interrupt enable bit, EMI, and the corresponding timer interrupt enable bit, TE must first be set. An actual Timer/Event Counter interrupt will take place when the Timer/Event Counter request flag, TF, is set, a situation that will occur when the relevant Timer/Event Counter overflows. When the interrupt is enabled, the stack is not full and a Timer/Event Counter overflow occurs, a subroutine call to the relevant timer interrupt vector, will take place. When the interrupt is serviced, the timer interrupt request flag, TF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

#### **Time Base Interrupt**

Time Base Interrupt function is to provide regular time signal in the form of an internal interrupt. It is controlled by the overflow signal from its respective timer function. When this happens its respective interrupt request flag, TBF, will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TBE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TBF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source  $f_{SYS}$  or  $f_{SUB}$  selected by the TS bit in the TMRC register. The input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates  $f_{TP}$ , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.





#### TBC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	TB1	TB0	—	—	—	—
R/W	—	—	R/W	R/W	—	—	—	_
POR	—	—	0	0	—	_	—	—

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 **TB1~TB0**: Select Time Base Time-out Period 00: 1024/f<sub>TP</sub> 01: 2048/f<sub>TP</sub> 10: 4096/f<sub>TP</sub> 11: 8192/f<sub>TP</sub>

Bit 3~0 Unimplemented, read as "0"



#### Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator is stopped, situations such as external edge transitions on the external interrupt pin, a low power supply voltage or may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

#### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by a software instruction.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.


Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before entering the SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



# **Application Circuits**





## **Instruction Set**

## Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

## **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

## Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

## **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



## Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

## **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



## **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

## Table Conventions

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	1	11	
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operati	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	Decrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Opera	tion		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read O	peration		
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous	) }		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



# **Instruction Definition**

ADC A,[m] Description	Add Data Memory to ACC with Carry The contents of the specified Data Memory, Accumulator and the carry flag are added.
-	The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Operation Affected flag(s)	$[m] \leftarrow ACC + [m]$ OV, Z, AC, C
-	
Affected flag(s)	OV, Z, AC, C
Affected flag(s) AND A,[m] Description Operation	OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Affected flag(s) AND A,[m] Description	OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Affected flag(s) AND A,[m] Description Operation	OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m]
Affected flag(s) <b>AND A,[m]</b> Description Operation Affected flag(s)	OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z
Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	<ul> <li>OV, Z, AC, C</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> <li>Z</li> <li>Logical AND immediate data to ACC</li> <li>Data in the Accumulator and the specified immediate data perform a bit wise logical AND</li> </ul>
Affected flag(s) <b>AND A,[m]</b> Description Operation Affected flag(s) <b>AND A,x</b> Description	<ul> <li>OV, Z, AC, C</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> <li>Z</li> <li>Logical AND immediate data to ACC</li> <li>Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.</li> </ul>
Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" x
Affected flag(s) <b>AND A,[m]</b> Description Operation Affected flag(s) <b>AND A,x</b> Description Operation Affected flag(s)	OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" x Z
Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) ANDM A,[m]	OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" x Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m].i \leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	$TO \leftarrow 0$
	$PDF \leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	С



<b>DEC [m]</b> Description Operation Affected flag(s)	Decrement Data Memory Data in the specified Data Memory is decremented by 1. [m] ← [m] - 1 Z
<b>DECA [m]</b> Description	Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation Affected flag(s)	$ACC \leftarrow [m] - 1$ Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
<b>MOV [m],A</b> Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None



NoProgram ConterDescriptionNo operation is performed. Execution continues with the next instruction.OperationNo operationAffected flag(s)NoneOR A.[m]Logical OR Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "OR" [m]Affected flag(s)ZOR A,xLogical OR immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)ZORM A,[m]Logical OR ACC to Data Memory DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation.Operation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)ZRETReturn from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRET A, X Affected flag(s)Return from subroutine rationed in the stack and the interrupts are re-enabled by setting the EM thick LM is the master interrupt Obta enable bit. If an interrupt was the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)None<	NOP	No operation
Operation Affected flag(s)No operation NoneOR A.[m] DescriptionLogical OR Data Memory to ACC DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.Operation Affected flag(s)ACC $\leftarrow$ ACC "OR" [m] ZOR A.[m] DescriptionLogical OR immediate data to ACC DescriptionOR A.[m] DescriptionLogical OR immediate data to ACC operation. The result is stored in the Accumulator.Operation Operation ACC $\leftarrow$ ACC "OR" x Affected flag(s)ZORM A.[m] DescriptionLogical OR ACC to Data Memory operation. The result is stored in the Accumulator.Operation Affected flag(s)ZORM A.[m] DescriptionDogical OR ACC to Data Memory operation. The result is stored in the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation DescriptionMatter operation. The result is stored in the bata Memory.Operation DescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.Operation OperationProgram Counter $\leftarrow$ Stack Affected flag(s)Affected flag(s)NoneRET As Affected flag(s)Return from subroutine and load immediate data to ACC The Program Counter $\leftarrow$ Stack Affected flag(s)NoneRETI RETI Return from interrupt DescriptionRET DescriptionReturn from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. FMI is the master interrupt global enable bit. If an		-
OR A.[m] DescriptionLogical OR Data Memory to ACC DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.Operation Affected flag(s)ZOR A., x DescriptionLogical OR immediate data to ACC DescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.Operation OperationACC $\leftarrow$ ACC "OR" x Affected flag(s)ZORM A.[m] DescriptionLogical OR ACC to Data Memory DescriptionData in the specified Data Memory DescriptionOperation DescriptionInterspecified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation Operation[m] $-$ ACC "OR" [m] Affected flag(s)RET Return from subroutine DescriptionReturn from subroutine and load immediate data to ACC address.Operation OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRET Return from subroutine and load immediate data to ACC DescriptionRET DescriptionReturn from subroutine and load immediate data to ACC DescriptionRET DescriptionReturn from subroutine and load immediate data to ACC Mergara Counter $\leftarrow$ Stack ACC $\leftarrow$ xAffected flag(s)NoneRET Return from interrupt The Program Counter $\leftarrow$ Stack ACC $\leftarrow$ xAffected flag(s)NoneRET Return from interrupt The Program Counter $\leftarrow$ Stack EMI $\leftarrow$ 1. If an interrupt was pending when the RETI instruction is executed, the pending	<u>^</u>	
DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC + ACC "OR" [m]Affected flag(s)ZOR A,xLogical OR immediate data to ACC operation. The result is stored in the Accumulator.OperationACC + ACC "OR" xAffected flag(s)ZORM A,[m]Logical OR ACC to Data Memory DescriptionDescriptionData in the specified Data Memory operation. The result is stored in the Data Memory.OperationACC + ACC "OR" xAffected flag(s)ZRETReturn from subroutine DescriptionDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter + Stack Affected flag(s)RET A,xReturn from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program ceution continues at the restored address.OperationProgram Counter is restored from the stack and the interrupt was penalled by setting the ERT instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter is restored from the stack and the interrupt was penalled by setting the ERT instruction is executed, the pending Interrupt routine will be processed before returning to the main program.Operation<	Affected flag(s)	None
DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC + ACC "OR" [m]Affected flag(s)ZOR A,xLogical OR immediate data to ACC operation. The result is stored in the Accumulator.OperationACC + ACC "OR" xAffected flag(s)ZORM A,[m]Logical OR ACC to Data Memory DescriptionDescriptionData in the specified Data Memory operation. The result is stored in the Data Memory.OperationACC + ACC "OR" xAffected flag(s)ZRETReturn from subroutine DescriptionDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter + Stack Affected flag(s)RET A,xReturn from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program ceution continues at the restored address.OperationProgram Counter is restored from the stack and the interrupt was penalled by setting the ERT instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter is restored from the stack and the interrupt was penalled by setting the ERT instruction is executed, the pending Interrupt routine will be processed before returning to the main program.Operation<		
Instructionlogical OR operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "OR" [m]Affected flag(s)ZOR A, xLogical OR immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)ZORM A, [m]Logical OR ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)ZRETReturn from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)NoneRET A, xReturn from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program counter $\leftarrow$ StackAffected flag(s)NoneRET A, xReturn from interruptOperationProgram Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt [obd enable bit. If an interrupt was pending when the RETT instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ StackAffected flag(s)NoneRET IReturn from interrupt		
Affected flag(s)ZOR A,x DescriptionLogical OR immediate data to ACC operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "OR" x Affected flag(s)ZORM A,[m]Logical OR ACC to Data Memory DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.OperationEnds in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "OR" [m] Affected flag(s)ZRETReturn from subroutine DescriptionDescriptionProgram Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRET A,xReturn from subroutine and load immediate data to ACC DescriptionRET A,xReturn from subroutine and load immediate data to ACC DescriptionOperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRET I ENT Ibit.EMI is the master interrupt rup lobal enable bit. If an interrupt was pending when the RET1 instruction is executed, the pending Interrupt rupt rupt was pending when the RET1 instruction is executed, the pending Interrupt rupt was pending when the RET1 instruction is executed, the pending Interrupt rupt was pending when the RET1 instruction is executed, the pending Interrupt rupt was pending when the RET1 instruction is executed, the pending Interrupt rupt was pending when the RET1 instruction is executed, the pending Interrupt rupt was pending when the RET1 instruction is executed,	Description	logical OR operation. The result is stored in the Accumulator.
OR A, x DescriptionLogical OR immediate data to ACC Operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "OR" x Affected flag(s)ZORM A,[m]Logical OR ACC to Data Memory DescriptionDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)ZRETReturn from subroutine DescriptionDescriptionDescriptionDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRETRETReturn from subroutine and load immediate data to ACC DescriptionDescriptionProgram Counter $\leftarrow$ Stack Affected flag(s)NoneNoneRET A, x Affected flag(s)Return from subroutine and load immediate data to ACC DescriptionDescriptionProgram Counter $\leftarrow$ Stack ACC $\leftarrow$ xAffected flag(s)NoneRET I DescriptionReturn from interrupt The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program Counter is restored from the stack and the interrupt are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET I instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI the 1Affected flag(s) <td< td=""><td>-</td><td></td></td<>	-	
DescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)Z <b>ORM A_[m]</b> Logical OR ACC to Data Memory DescriptionDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)Z <b>RET</b> Return from subroutine DescriptionDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)Affected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACC DescriptionDescriptionProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRetI he restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRET I RetI her program Counter $\leftarrow$ Stack Affected flag(s)NoneRetI her is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRetI her is the master interrupt IDescriptionReturn from interrupt DescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET I instruction is executed, the pend	Affected flag(s)	Z
OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)ZORM A.[m]Logical OR ACC to Data Memory OperationDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)Z <b>RET</b> Return from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRET A,xRET A,xReturn from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter $\leftarrow$ Stack Affected flag(s)NoneRET A,xRET A,xReturn from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRETIReturn from interrupt DescriptionDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)NoneRETReturn from interrupt IDe Program Counter $\leftarrow$ Stack EMI $\leftarrow 1$ <t< td=""><td>OR A,x</td><td>Logical OR immediate data to ACC</td></t<>	OR A,x	Logical OR immediate data to ACC
Affected flag(s)ZORM A_[m]Logical OR ACC to Data Memory DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)Z <b>RET</b> Return from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneRet AccRET A,xReturn from subroutine and load immediate data to ACC The Program Counter $\leftarrow$ Stack Affected flag(s)OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRET IReturn from interrupt The Program Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRETIReturn from interrupt The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRETIReturn from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET Instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow$ 1Affected flag(s)NoneRETIRotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rota	Description	
ORM A.[m] DescriptionLogical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)Z <b>RET</b> Return from subroutine DescriptionDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack Affected flag(s)NoneReturn from subroutine and load immediate data to ACC DescriptionRet A.xReturn from subroutine and load immediate data to ACC DescriptionOperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRET IReturn from interrupt The Program Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRETIReturn from interrupt The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRETIReturn from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET Instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow$ 1Affected flag(s)NoneRL [m]Rotate Data Memory left The contents of the specified Data Memory are rotated lef	Operation	$ACC \leftarrow ACC "OR" x$
DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)Z <b>RET</b> Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow \infty$ Affected flag(s)None <b>RETI</b> Return from interrupt The Program Counter $\leftarrow$ Stack ACC $\leftarrow \infty$ Affected flag(s)None <b>RETI</b> Return from interrupt DescriptionDescriptionThe Program Counter is restored from the stack and the interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow$ 11Affected flag(s)None <b>RETI</b> Rotate Data Memory left DescriptionOperationThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m], 0 \leftarrow [m], 7$	Affected flag(s)	Z
DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)Z <b>RET</b> Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow \infty$ Affected flag(s)None <b>RETI</b> Return from interrupt The Program Counter $\leftarrow$ Stack ACC $\leftarrow \infty$ Affected flag(s)None <b>RETI</b> Return from interrupt DescriptionDescriptionThe Program Counter is restored from the stack and the interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow$ 11Affected flag(s)None <b>RETI</b> Rotate Data Memory left DescriptionOperationThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m], 0 \leftarrow [m], 7$	ORM A.[m]	Logical OR ACC to Data Memory
Operation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)Z <b>RET</b> Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program counter $\leftarrow$ StackOperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program counter $\leftarrow$ StackAffected flag(s)None <b>RETI</b> Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ StackEMI $\leftarrow$ 1Mone <b>RL [m]</b> Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation[m].(+1) $\leftarrow$ [m].7		
Affected flag(s)Z <b>RET</b> Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program Counter is restored from the stack and the Accumulator loaded with the specified aCC $\leftarrow x$ OperationProgram Counter $\leftarrow$ Stack $ACC \leftarrow x$ Affected flag(s)None <b>RETI</b> Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt are re-enabled by setting the EMI bit. EMI is the master interrupt are re-enabled by the processed before returning to the main program.Operation<	-	operation. The result is stored in the Data Memory.
RETReturn from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)NoneRET A,xReturn from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)NoneRETIReturn from interrupt DescriptionDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow$ 1Affected flag(s)NoneRL [m]Rotate Data Memory left DescriptionDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].0 $\leftarrow$ [m].7	-	
DescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)None <b>RETI</b> Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m]. $(i+1) \leftarrow [m].i; (i=0-6)$ [m]. $0 \leftarrow [m].7$	Affected flag(s)	Z
address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET1</b> Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ StackAffected flag(s)None <b>RET1</b> Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0-6) \\ [m].0 \leftarrow [m].7$	RET	Return from subroutine
Affected flag(s)None <b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow$ xAffected flag(s)None <b>RETI</b> Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow$ 1Affected flag(s)None <b>RL [m]</b> DescriptionRotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].(i+1) $\leftarrow$ [m].i; (i=0~6) [m].0 $\leftarrow$ [m].7	Description	
<b>RET A,x</b> Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)None <b>RETI</b> Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory left DescriptionDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].0 $\leftarrow$ [m].7	Operation	Program Counter ← Stack
DescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)None <b>RETI</b> Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETTI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].0 \leftarrow [m].7$	Affected flag(s)	None
DescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)None <b>RETI</b> Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow$ 1Affected flag(s)None <b>RL [m]</b> DescriptionRotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].(i+1) $\leftarrow$ [m].i; (i=0-6) [m].0 $\leftarrow$ [m].7	RET A.x	Return from subroutine and load immediate data to ACC
OperationProgram Counter $\leftarrow$ Stack ACC $\leftarrow x$ Affected flag(s)None <b>RETI</b> Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].(i+1) $\leftarrow$ [m].7		
<b>RETI</b> Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0-6)$ $[m].0 \leftarrow [m].7$	Operation	Program Counter ← Stack
DescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$	Affected flag(s)	None
DescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$	RETI	Return from interrupt
EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter $\leftarrow$ Stack EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$		-
EMI $\leftarrow 1$ Affected flag(s)None <b>RL [m]</b> Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$	Description	EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning
<b>RL [m]</b> Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$	Operation	
DescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$	Affected flag(s)	None
DescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$	RL [m]	Rotate Data Memory left
Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$		
	Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$
	Affected flag(s)	



RLA [m] Description	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ [m].7
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$ \begin{array}{l} [m].i \leftarrow [m].(i+1); (i=0\sim6) \\ [m].7 \leftarrow C \\ C \leftarrow [m].0 \end{array} $
Affected flag(s)	C



RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
Affected flag(s)	0 <i>v</i> , <i>L</i> , AC, C
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] − 1 Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	None
<b>SET [m].i</b> Description Operation	Set bit of Data Memory Bit i of the specified Data Memory is set to 1. [m].i ← 1
Affected flag(s)	None



SIZ [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
	following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$ .i $\neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
	, _,
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
SUBM A,[m] Description	
Description Operation	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$
Description	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$
Description Operation Affected flag(s)	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C
Description Operation Affected flag(s) SUB A,x	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C
Description Operation Affected flag(s) <b>SUB A,x</b> Description	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] ← ACC - [m] OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) <b>SUB A,x</b> Description Operation	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC $\leftarrow ACC - x$
Description Operation Affected flag(s) <b>SUB A,x</b> Description Operation Affected flag(s)	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC $\leftarrow$ ACC - x OV, Z, AC, C
Description Operation Affected flag(s) SUB A,x Description Operation Affected flag(s) SWAP [m]	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC $\leftarrow ACC - x$ OV, Z, AC, C Swap nibbles of Data Memory



SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory
Description	The low byte of the program code addressed by the table pointer (TBHP and TBLP or only TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z



XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
XOR A,x Description	Logical XOR immediate data to ACC Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
,	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR



# Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



# 6-pin DFN (2mm×2mm×0.75mm) Outline Dimensions






Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	0.008 REF		
b	0.010	0.012	0.014
D	0.079 BSC		
E	0.079 BSC		
e	0.026 BSC		
D2	0.053	_	0.057
E2	0.022	_	0.026
L	0.010	0.012	0.014
К	0.008	_	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.25	0.30	0.35
D	2.00 BSC		
E	2.00 BSC		
е	0.65 BSC		
D2	1.35	_	1.45
E2	0.55	_	0.65
L	0.25	0.30	0.35
K	0.20	_	_

## 6-pin SOT23 Outline Dimensions




Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	_	0.057
A1	_	_	0.006
A2	0.035	0.045	0.051
b	0.012	_	0.020
С	0.003	_	0.009
D	0.114 BSC		
E	0.063 BSC		
e	0.037 BSC		
e1	0.075 BSC		
Н	0.110 BSC		
L1	0.024 BSC		
θ	0°	_	8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	—	—	1.45
A1	—	—	0.15
A2	0.90	1.15	1.30
b	0.30	_	0.50
С	0.08	_	0.22
D	2.90 BSC		
E	1.60 BSC		
е	0.95 BSC		
e1	1.90 BSC		
Н	2.80 BSC		
L1	0.60 BSC		
θ	0°		8°

Ð



# 8-pin SOP (150mil) Outline Dimensions







Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
А		0.236 BSC		
В		0.154 BSC		
С	0.012	—	0.020	
C'	0.193 BSC			
D	_	_	0.069	
E	0.050 BSC			
F	0.004	_	0.010	
G	0.016	—	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		6.00 BSC	
В		3.90 BSC	
С	0.31	_	0.51
C'		4.90 BSC	
D	_	—	1.75
E		1.27 BSC	
F	0.10	—	0.25
G	0.40	_	1.27
Н	0.10	—	0.25
α	0°	—	8°



## 16-pin NSOP (150mil) Outline Dimensions







Sumbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A		0.236 BSC	
В		0.154 BSC	
С	0.012	—	0.020
C'	0.390 BSC		
D	—	—	0.069
E		0.050 BSC	
F	0.004	_	0.010
G	0.016	—	0.050
Н	0.004	_	0.010
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		6.00 BSC	
В		3.90 BSC	
С	0.31	—	0.51
C'	9.90 BSC		
D		—	1.75
E	1.27 BSC		
F	0.10	—	0.25
G	0.40	—	1.27
Н	0.10	—	0.25
α	0°	_	8°

Copyright<sup>©</sup> 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.