

24-Bit A/D Flash MCU

BH66F2742

Revision: V1.30 Date: August 29, 2023

www.holtek.com



Table of Contents

Features	6
CPU Features	
Peripheral Features	6
General Description	7
Block Diagram	7
Pin Assignment	8
Pin Description	9
Absolute Maximum Ratings	
D.C. Characteristics	
Operating Voltage Characteristics	
Standby Current Characteristics	
Operating Current Characteristics	11
A.C. Characteristics	
Internal High Speed Oscillator – HIRC – Frequency Accuracy	11
Internal Low Speed Oscillator Characteristics – LIRC	12
Operating Frequency Characteristic Curves	12
System Start Up Time Characteristics	12
Input/Output Characteristics	13
Memory Characteristics	
24-bit Delta Sigma A/D Converter Electrical Characteristics	14
•	
LVR Electrical Characteristics	16
LVR Electrical Characteristics	16 16
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics	16
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics	16 16 17 18
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining	16 16 17 18
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics	16 16 17 18 18
LVR Electrical Characteristics	16
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter. Stack Arithmetic and Logic Unit – ALU	
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter. Stack	16 16 17 18 18 19
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter. Stack Arithmetic and Logic Unit – ALU Flash Program Memory.	
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure	16 16 17 18 18 19 19 20 20 21 21 21
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter. Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors	16 16 17 18 18 19 20 20 21 21 21 21
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP	16 16 17 18 18 19 19 20 20 21 21 21 21 21 22 23
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example	16 16 17 18 18 19 19 20 20 21 21 21 21 21 22 23
LVR Electrical Characteristics	16 16 17 18 18 19 19 20 20 21 21 21 21 21 21 21 22 23 23 23 23
LVR Electrical Characteristics I ² C Electrical Characteristics Power-on Reset Characteristics System Architecture	16 16 17 18 18 19 20 20 21 21 21 21 21 21 22 23 23 23 23 23 24



General Purpose Data Memory	25
Special Purpose Data Memory	25
Special Function Register Description	
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H	27
Accumulator – ACC	
Program Counter Low Register – PCL	
Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	
EEPROM Data Memory	
EEPROM Data Memory Structure	
EEPROM Registers	
Reading Data from the EEPROM	
Writing Data to the EEPROM	
Write Protection	
EEPROM Interrupt	
Programming Considerations	
Oscillators	
Oscillator Overview	
System Clock Configurations	
Internal High Speed RC Oscillator – HIRC	
Internal 32kHz Oscillator – LIRC	
Operating Modes and System Clocks	
Operating Modes and System Clocks	
System Clocks	
System Clocks System Operation Modes	
System Clocks System Operation Modes Control Registers	
System Clocks System Operation Modes Control Registers Operating Mode Switching	36 37 38 39 42
System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations Wake-up	36 37 38 39 42 43
System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations	36 37 38 39 42 43 43
System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source	36 37 38 39 42 43 43 43
System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer	36 37 38 39 42 43 43 43 43 43
System Clocks	36 37 38 39 42 43 43 43 43 43 43
System Clocks	36 37 38 39 42 43 43 43 43 43 43 43 45 46
System Clocks	36 37 38 39 42 43 43 43 43 43 43 45 46
System Clocks	36 37 38 39 42 43 43 43 43 43 43 45 46 49
System Clocks	36 37 38 39 42 43 43 43 43 43 43 43 45 45 46 46 49 52
System Clocks System Operation Modes. Control Registers Operating Mode Switching. Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source. Watchdog Timer Clock Source. Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation. Reset Functions Reset Functions Reset Initial Conditions	36 37 38 39 42 43 43 43 43 43 43 43 43 45 46 46 49 52 52
System Clocks	36 37 38 39 42 43 43 43 43 43 43 45 46 46 49 52 52 52 52
System Clocks	36 37 38 39 42 43 43 43 43 43 43 43 45 46 46 46 46 52 52 52 52 52 52 52
System Clocks	36 37 38 39 42 43 43 43 43 43 43 43 43 43 43 43 45 46 46 49 49 52 52 52 52 52 52 53 53



Timer Modules – TM	56
Introduction	56
TM Operation	56
TM Clock Source	56
TM Interrupts	56
TM External Pins	57
Programming Considerations	57
Compact Type TM – CTM	58
Compact Type TM Operation	59
Compact Type TM Register Description	59
Compact Type TM Operating Modes	63
Analog to Digital Converter	69
A/D Converter Overview	
Internal Power Supply	69
A/D Converter Data Rate Definition	71
A/D Converter Register Description	71
A/D Converter Operation	76
Summary of A/D Conversion Steps	78
Programming Considerations	78
A/D Converter Transfer Function	79
A/D Converted Data	80
A/D Converted Data to Voltage	80
Temperature Sensor	80
A/D Programming Example	81
Universal Serial Interface Module – USIM	
SPI Interface	82
I ² C Interface	90
UART Interface	99
Interrupts	115
Interrupt Registers	115
Interrupt Operation	
External Interrupt	119
A/D Converter Interrupt	120
EEPROM Interrupt	120
Universal Serial Interface Module Interrupt	120
Time Base Interrupts	120
Multi-function Interrupt	122
TM Interrupts	
Interrupt Wake-up Function	
Programming Considerations	
Application Circuits	124



Instruction Set	
Introduction	125
Instruction Timing	125
Moving and Transferring Data	
Arithmetic Operations	125
Logical and Rotate Operation	
Branches and Control Transfer	
Bit Operations	
Table Read Operations	
Other Operations	126
••••• •F••••••	
Instruction Set Summary	
Instruction Set Summary	127 127
Instruction Set Summary Table Conventions	127 127 129
Instruction Set Summary Table Conventions Extended Instruction Set	127 127 129 131
Instruction Set Summary Table Conventions Extended Instruction Set Instruction Definition Extended Instruction Definition Package Information	
Instruction Set Summary Table Conventions Extended Instruction Set Instruction Definition Extended Instruction Definition	



Features

CPU Features

- Operating voltage
 - ◆ f_{sys}=8MHz: 2.2V~5.5V
- Up to 0.5 μ s instruction cycle with 8MHz system clock at V_{DD}=5V
- · Power down and wake-up functions to reduce power consumption
- Oscillator types
 - Internal High Speed 8MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- · Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- 6-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 4K×16
- Data Memory: 256×8
- True EEPROM Memory: 32×8
- Watchdog Timer function
- 4 bidirectional I/O lines
- · Single external interrupt line shared with I/O pin
- · Single Timer Module for time measurement, compare match output or PWM output function
- Universal Serial Interface Module USIM for SPI, I2C or UART communication
- · Dual Time-Base functions for generation of fixed time interrupt signals
- 1 differential or 2 single-end channel 24-bit resolution Delta Sigma A/D converter with Accurate Temperature Sensor
- Low voltage reset function
- Package types: 16-pin SSOP, 24-pin QFN



General Description

The device is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller which includes a multi-channel 24-bit Delta Sigma A/D converter with Accurate Temperature Sensor.


For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 24-bit Delta Sigma A/D Converter and Operational Amplifier fucntions. The extremely flexible Timer Module provides timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI, I²C and UART interface functions, three popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer and Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

The device also includes fully integrated high and low oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


The inclusion of flexible I/O programming features, Time-Base functions along with many other features enhance the versatility of the device to suit for applications that interface directly to analog signals and which require the low noise and high accuracy analog to digital converter.

Block Diagram





Pin Assignment



- Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are used as the OCDS dedicated pins and only available for the BH66V2742 device which is the OCDS EV chip of the BH66F2742.
 - 3. For less pin-count package types there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.



Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SDI	PAS0	ST		USIM SPI data input
PA0/SDI/SDA/RX/TX/CTP/	SDA	PAS0	ST	NMOS	USIM I ² C data line
ICPDA	RX/TX	PAS0	ST	CMOS	USIM UART serial data input in full-duplex communication or UART serial data input / output in single wire mode communication
	CTP	PAS0	-	CMOS	CTM output
	ICPDA		ST	CMOS	ICP data/address pin
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA1/SDO/TX/CTCK	SDO	PAS0	-	CMOS	USIM SPI data output
	ТХ	PAS0	_	CMOS	USIM UART serial data output
	СТСК	PAS0	ST	—	CTM clock input
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT	PAS0	ST	_	External Interrupt
PA2/INT/SCK/SCL/SDO/	SCK	PAS0	ST	CMOS	USIM SPI serial clock
TX/CTPB/ICPCK	SCL	PAS0	ST	NMOS	USIM I ² C clock line
	SDO	PAS0	_	CMOS	USIM SPI data output
	ТХ	PAS0	_	CMOS	USIM UART serial data output
	СТРВ	PAS0	_	CMOS	CTM inverted output
	ICPCK	_	ST	_	ICP clock pin
PA3/SCS/AN1	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SCS	PAS0	ST	CMOS	USIM SPI slave select
	AN1	PAS0	AN	—	A/D Converter external input channel
	VODEO		—	AN	LDO output pin
VOREG/VREFP	VOREG		AN	_	Positive power supply for VCM, ADC and PGA
	VREFP	_	AN	_	A/D Converter external positive reference input
AN0	AN0		AN	_	A/D Converter external input channel
VCM	VCM	_	_	AN	A/D Converter common mode voltage output and OPA(VCM) output
LNOPIP	LNOPIP	_	AN		Low noise OPA positive input
	VDD	_	PWR		Positive power supply
VDD/VIN	VIN	_	PWR	_	LDO input pin
AVSS	AVSS	_	PWR	_	Negative power supply for VCM, ADC and PGA
	VSS		PWR		Negative power supply
VSS/VREFN	VREFN		AN		A/D Converter external negative reference input



	Pin Name	Function	OPT	I/T O/T Description			
The foll	owing pins are only	y for the Bł	166V274	12			
OCDSDA OCDSDA — ST CMOS OCDS Address/Data, for EV chip only							
OCDSCK OCDSCK — ST — OCDS Clock pin, for EV chip only					OCDS Clock pin, for EV chip only		
Legend:	I/T: Input type;			O/T:	Output t	уре;	
	OPT: Optional by	register opt	ion;	PWF	R: Power	;	
	ST: Schmitt Trigger input; CMOS: CMOS output;						
	NMOS: NMOS ou	tput;		AN: Analog signal.			

Absolute Maximum Ratings

Supply Voltage	Vss-0.3V to 6.0V
Input Voltage	$V_{\text{SS}}\text{-}0.3V$ to $V_{\text{DD}}\text{+}0.3V$
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 85°C
I _{OH} Total	-80mA
I _{OL} Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

					Ta=-40°	°C~85°C
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V	Operating Voltage – HIRC	f _{SYS} =f _{HIRC} =8MHz	2.2	—	5.5	V
V _{DD}	Operating Voltage – LIRC	f _{SYS} =f _{LIRC} =32kHz	2.2	—	5.5	V

Standby Current Characteristics

Ta=25°C, unless otherwise specified

Symbol Standby Mode	Standby Made		Test Conditions	Min.	Turn	Max.	Max. @85°C	Unit
	Standby Mode	VDD	Conditions	wiin.	Тур.			
		2.2V	/ WDT off	—	0.2	0.6	0.7	μA
		3V		_	0.2	0.8	1.0	μA
	SLEEP Mode	5V		_	0.5	1.0	1.2	μA
ISTB	SLEEP Wode	2.2V		_	1.2	2.4	2.9	μA
		3V	WDT on	—	1.5	3.0	3.6	μA
		5V		_	3	5	6	μA



Symbol Standby M	Oton dhu Mode	Test Conditions		Min.	Turn	Max.	Max. @85°C	Unit
Symbol	ool Standby Mode		Conditions	wiin.	Тур.			
		2.2V	2V		2.4	4.0	4.8	μA
IDLE0 Mode – LIRC	3V	f _{SUB} on	—	3	5	6	μA	
		5V			5	10	12	μA
I _{STB}		2.2V		_	288	400	480	μA
IDLE1 Mode – HIRC	IDLE1 Mode – HIRC	3V	f _{SUB} on, f _{SYS} =8MHz	_	360	500	600	μA
		5V			600	800	960	μA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

Operating Curre	ent Characteristics
------------------------	---------------------

Symbol Operating	Operating Mode	Test Conditions		Min.	Tun	Мах	Max.	Ilmit
Symbol	Symbol Operating Mode	VDD	Conditions	wiin.	Тур.	Max.	@85°C	Unit
		2.2V		_	8	16	16	μA
	SLOW Mode – LIRC	3V	f _{sys} =32kHz	_	10	20	20	μA
		5V		—	30	50	50	μA
IDD		2.2V		_	0.6	1.0	1.0	mA
FAST	FAST Mode – HIRC	3V	f _{sys} =8MHz	—	0.8	1.2	1.2	mA
		5V		—	1.6	2.4	2.4	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non floating condition.

- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

Internal High Speed Oscillator – HIRC – Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Symbol	Devenuetor	Test	Min.	Тур.	Max.	Unit	
Symbol	Parameter	VDD	Temp.	IVIIII.	Typ.	Wax.	Unit
	8MHz Writer Trimmed HIRC Frequency	3V/5V	25°C	-1%	8	+1%	MHz
£			-40°C~85°C	-2%	8	+2%	
THIRC		2.2V~5.5V	25°C	-2.5%	8	+2.5%	
			-40°C~85°C	-3%	8	+3%	

Note: 1. The 3V/5V values for V_{DD} are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.




- 2. The row below the 3V/5V trim voltage row is provided to show the values for the full V_{DD} range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.2V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.
- 3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within $\pm 20\%$.

Internal Low Speed Oscillator Characteristics – LIRC

Symbol	Parameter	Tes	t Conditions	Min.	Тур.	Max.	Unit
	Fardineter	V _{DD}	Temp.	IVIIII.	тур.	Wax.	Unit
f _{LIRC}	LIRC Frequency	2.2V~5.5V	-40°C~85°C	-10%	32	+10%	kHz
t _{start}	LIRC Start up Time	—	-40°C~85°C	—		100	μs

Operating Frequency Characteristic Curves



System Start Up Time Characteristics

Ta=-40°C~85°C

			Test Conditions				
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
	System Start-up Time	—	f _{sys} =f _H ~f _H /64, f _H =f _{HIRC}		16	—	t _{HIRC}
	Wake-up from condition where f_{SYS} is off	_	f _{SYS} =f _{SUB} =f _{LIRC}		2	—	t _{LIRC}
t _{sst}	System Start-up Time	_	f _{sys} =f _H ~f _H /64, f _H =f _{HIRC}		2	—	tн
	Wake-up from condition where f _{SYS} is on	_	fsys=fsub=flirc		2	_	t _{suв}
	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode	_	$\begin{array}{l} f_{\text{HIRC}} \text{switches from} \\ \text{off} \rightarrow \text{on} \end{array}$	_	16	_	t _{HIRC}
	System Reset Delay Time Reset source from Power-on reset or LVR hardware reset	_	RR _{POR} =5V/ms	14	16	18	ms
t _{RSTD}	System Reset Delay Time LVRC/WDTC/RSTC software reset	_	_				
	System Reset Delay Time Reset source from WDT overflow	_	_	14	16	18	ms
t _{SRESET}	Minimum Software Reset Width to Reset	_	—	45	90	120	μs

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

2. The time units, shown by the symbols t_{HIRC}, t_{SYS} etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example, t_{HIRC}=1/f_{HIRC}, t_{SYS}=1/f_{SYS} etc.

3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC



start up time, t_{START} , as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.

4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Input/Output Characteristics

						Ta=-40°	°C~85°(
Symbol	Parameter	Test Conditions		Min.	Tup	Max.	Unit
Symbol	Falameter	VDD	Conditions	IVIIII.	Тур.	IVIAX.	Unit
VIL	Input Low Voltage for I/O Ports	5V		0		1.5	V
VIL	Input Low Voltage for 1/O Ports	—	—	0	_	$0.2V_{\text{DD}}$	V
VIH	Input High Voltage for I/O Ports	5V	—	3.5		5	V
VIH	Input High voltage for 1/0 Ports	—	—	$0.8V_{\text{DD}}$	_	V _{DD}	V
lol	Sink Current for I/O Ports	3V	- Vol=0.1Vpp	16	32	—	mA
		5V	VOL-U.IVDD	32	65		mA
I _{OH}	Source Current for I/O Ports	3V	V _{OH} =0.9V _{DD}	-4	-8	—	mA
ЮН		5V		-8	-16	—	mA
Rph	Pull-high Resistance for I/O Ports	3V	—	20	60	100	kΩ
ГЛРН		5V	—	10	30	50	kΩ
L	Input Leakage Current	3V	VIN=VDD or VIN=VSS	—	—	±1	μA
LEAK		5V		_		±1	μA
t _{TCK}	TM Clock Input Minimum Pulse Width	—	_	0.3		_	μs
t _{INT}	External Interrupt Input Minimum Pulse Width	—	_	10		_	μs

Note: The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

Memory Characteristics

Symbol	Parameter	Т	est Conditions	Min	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	V _{DD} for Read / Write	—		2.2	_	5.5	V
Flash Pr	ogram Memory / Data EEPROM Memory						
t _{DEW}	Erase / Write Cycle Time – Flash Program Memory	_		_	2	3	
	Write Cycle Time – Data EEPROM Memory	—	—	—	4	6	ms
DDPGM	Programming / Erase Current on VDD	—		—	_	5.0	mA
-	Cell Endurance – Flash Program Memory	—	_	10K	_	_	E/W
E _P	Cell Endurance – Data EEPROM Memory	—		100K	_	_	E/W
t _{RETD}	ROM Data Retention Time	—	Ta=25°C	_	40	_	Year
RAM Data Memory							
V _{DR}	RAM Data Retention Voltage	_		1.0	_		V

Ta=-40°C~85°C, unless otherwise specified

Note: "E/W" means Erase/Write times.



24-bit Delta Sigma A/D Converter Electrical Characteristics

		Test Conditions					
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V _{IN}	LDO Input Voltage	• 00	_	2.6		5.5	V
lα	LDO Quiescent Current		LDOVS[1:0]=00B, V _{IN} =3.6V, No load		600	720	μA
		_	LDOVS[1:0]=00B, V _{IN} =3.6V, I _{LOAD} =0.1mA		2.4		
、 <i>r</i>			LDOVS[1:0]=01B, V _{IN} =3.6V, I _{LOAD} =0.1mA		2.6	. 50/	
Vout_ldo	LDO Output Voltage	_	LDOVS[1:0]=10B, V _{IN} =3.6V, I _{LOAD} =0.1mA	-5%	2.9	+5%	V
		_	LDOVS[1:0]=11B, V _{IN} =3.6V, I _{LOAD} =0.1mA		3.3		
ΔV_{LOAD}	LDO Load Regulation ⁽¹⁾		$\label{eq:limit} \begin{array}{l} LDOVS[1:0]=00B, \\ V_{IN}=V_{OUT_LDO}+0.2V, \\ 0mA\leq I_{LOAD}\leq 10mA \end{array}$	_	0.105	0.210	%/mA
		_	LDOVS[1:0]=00B, V _{IN} =3.6V, I_{LOAD} =10mA, $\Delta V_{OUT_{LDO}}$ =2%	_	_	220	mV
V _{DROP_LDO}	LDO Dropout Voltage ⁽²⁾	_	LDOVS[1:0]=01B, V _{IN} =3.6V, I _{LOAD} =10mA, ΔV _{OUT_LDO} =2%		_	200	mV
V DROP_LDO	LDO Diopour voltage		LDOVS[1:0]=10B, V _{IN} =3.6V, I _{LOAD} =10mA, ΔV _{OUT_LDO} =2%	_	_	180	mV
			LDOVS[1:0]=11B, V _{IN} =3.6V, I _{LOAD} =10mA, ΔV _{OUT_LDO} =2%		_	160	mV
TCLDO	LDO Temperature Coefficient	_	Ta=-40°C~85°C, LDOVS[1:0]=00B, V _{IN} =3.6V, Ι _{LOAD} =100μΑ	_	_	200	ppm/ °C
$\Delta V_{LINE \ LDO}$	LDO Line Regulation	_	LDOVS[1:0]=00B, 2.6V≤V _{IN} ≤5.5V, I _{LOAD} =100µA	_	_	0.7	%/V
∆VLINE_LDO			LDOVS[1:0]=00B, 2.6V≤V _{IN} ≤3.6V, I _{LOAD} =100µA	_	_	0.2	%/V
Vout_vcm	VCM Output Voltage	—	V _{IN} =3.6V, No load	-5%	1.25	+5%	V
TC _{VCM}	VCM Temperature Coefficient	_	Ta=-40°C~85°C, V _{IN} =3.6V, I _{LOAD} =10μA	_	_	200	ppm/ °C
$\Delta V_{\text{LINE}_{\text{VCM}}}$	VCM Line Regulation	—	2.6V≤V _{IN} ≤3.6V, No load	—	_	0.3	%/V
t _{VCMS}	VCM Turn On Stable Time	—	V _{IN} =3.6V, No load	—	_	10	ms
Іон_усм	Source Current for VCM Output Pin	_	VIN=3.6V, ΔV_{OUT_VCM} =-2%	2	_	—	mA
Iol_vcm	Sink Current for VCM Output Pin	_	VIN=3.6V, ΔV_{OUT_VCM} =+2%	2	_	—	mA
ADC & AD	C Internal Reference Voltage (Delta	Sigma ADC)				
Varia	Supply Voltage for ADC BCA	_	LDOEN=0	2.4	_	3.3	V
Voreg	Supply Voltage for ADC, PGA	—	LDOEN=1	2.4	_	3.3	V
luna	Additional Current for ADC	_	LDOEN=1, VRBUFP=1, VRBUFN=1	_	550	700	μA
ADC	Enable	_	LDOEN=1, VRBUFP=0, VRBUFN=0	_	400	550	μA
Iadstb	Standby Current	_	MCU enters SLEEP mode, No load		_	1	μA
Nr	Resolution	—	_		-	24	Bit

 V_{DD} = V_{IN} , Ta=25°C, unless otherwise specified LDO & VCM Test conditions: MCU enters SLEEP mode, other functions disabled



Question	Devenester		Test Conditions	Min	True	Mary	11			
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit			
INL	Integral Non-linearity	_	V _{OREG} =3.3V, V _{REF} =1.25V, ∆SI=±450mV, PGA gain=1	_	±50	±200	ppm			
NFB	Noise Free Bits		PGA gain=128, Data rate=10Hz	_	15.4	_	Bit			
ENOB	Effective Number of Bits		PGA gain=128, Data rate=10Hz	_	18.1	_	Bit			
f _{ADCK}	ADC Clock Frequency	—	_	40.0	409.6	440.0	kHz			
£		—	f _{MCLK} =4MHz, FLMS[2:0]=000B	4		521	Hz			
f _{ADO}	ADC Output Data Rate	_	f _{MCLK} =4MHz, FLMS[2:0]=010B	10		1302	Hz			
VREFP		_	VREFS=1, VRBUFP=0,		_	VOREG	V			
V _{REFN}	Reference Input Voltage	_	VRBUFN=0	0		V _{REFP} -0.8	V			
V _{REF}	-	_	V _{REF} =(V _{REFP} -V _{REFN})×VREFGN	0.80		1.75	V			
PGA										
V _{CM_PGA}	Common Mode Voltage Range	_	_	0.40		VOREG-0.95	V			
ΔD_1	Differential Input Voltage Range		Gain=PGAGN×ADGN	-V _{REF} /Gain	_	+V _{REF} /Gain	V			
Temperat	ure Sensor									
TC⊤s	Temperature Sensor Temperature Coefficient	_	Ta=-20°C~60°C	_	187	_	µV/°C			
Ітѕ	Additional Current for Temperature Sensor Enable		_	_	100	120	μA			
T _{ACC}	Temperature Accuracy ⁽³⁾ (linearity error)	_	Ta=-10°C~50°C	_	±0.2	_	°C			
OPA_VCN	Λ									
Iopa	Additional Current for OPA Enable		No load	_	200	320	μA			
Vos	Input Offset Voltage	_	_		±2		mV			
Vcm_opa	Common Mode Voltage Range	—	_	Vss+0.15		Voreg-1.4	V			
PSRR	Power Supply Rejection Ratio	—	_	55	90		dB			
CMRR	Common Mode Rejection Ratio	_	_	55	90	_	dB			

Note: 1. Load regulation is measured at a constant junction temperature, using pulse testing with a low ON time and is guaranteed up to the maximum power dissipation. Power dissipation is determined by the input/ output differential voltage and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range. The maximum allowable power dissipation at any ambient temperature is $P_D=(T_{J(MAX)}-T_a)/\theta_{JA}$.

2. Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at appointed $V_{\rm IN}$.

3. The temperature sensor needs to be temperature calibrated at -10°C and 50°C.



LVR Electrical Characteristics

					Ta	a=-40°C	C~85°
Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	raidilietei	V_{DD}	Conditions		Typ.	Wax.	01111
	Low Voltage Reset Voltage	—	LVR enable, voltage select 2.1V		2.1		
VIVR			LVR enable, voltage select 2.55V	-5%	2.55	+5%	v
VLVR		—	LVR enable, voltage select 3.15V	-5%	3.15		V
		—	LVR enable, voltage select 3.8V		3.8		
		3V			_	18	
		5V	LVR enable, VBGEN=0	_	20	25	
LVRBG	Operating Current	3V		_	_	150	μA
		5V	LVR enable, VBGEN=1	_	180	200	
t _{LVR}	Minimum Low Voltage Width to Reset	—	_	120	240	480	μs
I _{LVR}	Additional Current for LVR Enable	—	VBGEN=0	_	_	24	μA
V _{BG}	Bandgap Reference Voltage	—	_	-5%	1.25	+5%	V

Note: The V_{BG} voltage is used as the A/D converter operational amplifier input.


I²C Electrical Characteristics

						-	Гa=25°C	
Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	VDD	Conditions		Тур.	wax.	Unit	
			No clock debounce	2	_	—		
	I ² C Standard Mode (100kHz) f _{SYS} Frequency (Note)	_	2 system clock debounce	4		_	MHz	
£			4 system clock debounce	4	_	—		
f _{I2C}			No clock debounce	4	_	—		
	I ² C Fast Mode (400kHz) f _{SYS} Frequency ^(Note)	_	2 system clock debounce	8	_	—	MHz	
			4 system clock debounce	8	—	—		
f		3V/5V	Standard mode	—	_	100 kHz		
f _{SCL}	SCL Clock Frequency	30/50	Fast mode	—	—	400	400	
+	SCL(H) SCL Clock High Time	3V/5V	Standard mode	3.5	_	— µs		
LSCL(H)		30/30	Fast mode	0.9	—	—	μο	
+	SCI_Clock I ow Time	3V/5V	Standard mode	3.5	_	—		
t _{SCL(L)}		30/50	Fast mode	0.9	—	—	μs	
tFALL	SCL and SDA Fall Time	3V/5V	Standard mode	—	—	1.3		
L FALL	SCE and SDA Fair Time	30/50	Fast mode	-	—	0.34	μs	
trise	SCL and SDA Rise Time	3V/5V	Standard mode	—	—	1.3		
L RISE	SCL and SDA Rise Time	30/50	Fast mode	—	—	0.34	μs	
+	SDA Data Satur Tima	3V/5V	Standard mode	0.25	—			
t _{su(sda)}	SDA Data Setup Time	30/50	Fast mode	0.1	—	—	μs	
$t_{\rm H(SDA)}$	SDA Data Hold Time	3V/5V	_	0.1	—	—	μs	
t _{VD(SDA)}	SDA Data Valid Time	3V/5V	_	_	_	0.6	μs	
t	Start Condition Satur Time	3V/5V	Standard mode	3.5	—	_	110	
$t_{SU(STA)}$	Start Condition Setup Time 3V	30/50	Fast mode	0.6		_	μs	
t _{H(STA)}	Start Condition Hold Time	3V/5V	_	0.6	—	_	μs	




Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
	Farameter	VDD	Conditions	IVIIII.	Typ.	Wax.	Unit
+	t _{SU(STO)} Stop Condition Setup Time	3V/5V	Standard mode	3.5	—	_	
LSU(STO)		30/30	Fast mode	0.6	—	— µs	

Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.



Power-on Reset Characteristics

						-	Ta=25°C
Symbol	Parameter	٦	Test Conditions	Min.	Tun	Max.	Unit
		V _{DD}	Conditions		Тур.	WIAX.	Unit
VPOR	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RRPOR	V _{DD} Rising Rate to Ensure Power-on Reset	_	—	0.035	_	—	V/ms
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	_		1	_	_	ms






System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining


The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining





Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.


Program Counter						
PCL Register						
PCL7~PCL0						

Program Co	ounter
------------	--------

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 6 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.



If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.

Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSZ, LSZA, LSNZ, LSIZ, LSIZA, LSDZ, LSDZA




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $4K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in Sector 0. If the memory [m] is located in other sectors except Sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "0F00H" which refers to the start address of the last page within the 4K words Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "0F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
tempreg1 db?
              ; temporary register #1
tempreg2 db?
               ; temporary register #2
:
:
               ; initialise low table pointer - note that this address is referenced
mov a.06h
               ; to the last page or the page that thhp pointed
mov tblp,a
mov a,OFh
               ; initialise high table pointer
mov tbhp,a
               ; it is not necessary to set thep if executing tabrdl or ltabrdl
tabrd tempreg1 ; transfers value in table referenced by table pointer
               ; data at program memory address "OFO6H" transferred to tempreg1 and TBLH
dec tblp
               ; reduce value of table pointer by one
tabrd tempreg2 ; transfers value in table referenced by table pointer
               ; data at program memory address "OF05H" transferred to tempreg2 and TBLH
                ; in this example the data "1AH" is transferred to
                ; tempreg1 and data "OFH" to tempreg2
     :
     :
org OF00h
               ; set initial address of last page
dc 00Ah,00Bh,00Ch,00Dh,00Eh,00Fh,01Ah,01Bh
```



In Circuit Programming – ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support – OCDS

An EV chip exists for the purposes of device emulation. This EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".



Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

Data Memory


The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Structure

The Data Memory is subdivided into two sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH. Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value if using the indirect addressing method.

Special Purpose Data Memory	General Pu	rpose Data Memory
Located Sectors	Capacity	Sector: Address
0, 1	256×8	0: 80H~FFH 1: 80H~FFH



Data Memory Summary

Data Memory Structure



Data Memory Addressing

For the device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instructions which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 9 valid bits for this device, the high byte indicates a sector and the low byte indicates a specific address.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



	Sector 0	Sector 1		Sector 0	Sector 1
00H	IAR0		40H		EEC
01H	MP0		41H	EEA	220
02H	IAR1		42H	EED	
03H	MP1L		43H		
04H	MP1H		44H		
05H	ACC		45H		
06H	PCL		46H		
07H	TBLP		4011 47H		
08H	TBLH		4711 48H		
09H	TBHP		49H		
0AH	STATUS		40H		
0BH	314103		48H		
0CH	IAR2		4CH		
0DH	MP2L		40H		
0EH	MP2L MP2H		4DH 4EH		
0FH	RSTFC		4E11 4FH		
10H	SCC		50H	CTMC0	
11H	HIRCC		51H	CTMC0	
12H	111100		52H	CTMDL	
13H			53H	CTMDL	
14H	PA		54H	CTMAL	
15H	PAC		55H	CTMAL	
16H	PAPU		56H	SIMC0	
17H	PAWU		57H	SIMC1/UUCR1	
18H	RSTC		58H	SIMA/SIMC2/UUCR2	
19H	LVRC		59H	SIMD/UTXR RXR	
1AH	VBGC		5AH	SIMTOC/UBRG	
1BH	MFI		5BH	UUSR	
1CH			5CH	UUCR3	
1DH			5DH		
1EH	WDTC		5EH		
1FH	INTEG		5FH		
20H	INTC0		60H		
21H	INTC1		61H		
22H			62H		
23H			63H		
24H			64H	~~~~~~	
25H			65H	ADCS	
26H			66H	ADCR0	
27H			67H	ADCR1	
28H			68H	PWRC	
29H			69H	PGAC0	
2AH			6AH	PGAC1	
2BH			6BH	PGACS	
2CH	PSCR		6CH	ADRL	
2DH	TB0C		6DH	ADRM	
2EH	TB1C		6EH	ADRH	
2FH	PAS0		6FH		
30H			70H	DSOPC	
31H			71H		
32H			72H		
33H			73H		
34H			74H		
35H			75H		
36H 37H			76H 77H		
38H			78H		
39H			79H		
3AH			70H		
3BH			7BH		
3CH			7CH		
3DH			70H		
3EH			7EH		
3FH			7FH		
	: Unused, read as	s 00H	Reserved,	cannot be changed	

Special Purpose Data Memory Structure



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional sections, however several registers require a separate description in this section.

Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will result of "00H" and writing to the registers will result in no operation.

Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H

Five Memory Pointers, known as MP0, MP1L/MP1H, MP2L/MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

Example 1

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org OOh
start:
     mov a,04h
                              ; setup size of block
     mov block, a
     mov a, offset adres1
                              ; Accumulator loaded with first RAM address
     mov mp0,a
                              ; setup memory pointer with first RAM address
loop:
     clr IAR0
                              ; clear the data at address defined by MPO
     inc mp0
                              ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```



Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org OOh
start:
    mov a,04h
                           ; setup size of block
    mov block,a
    mov a,01h
                           ; setup the memory sector
    mov mplh,a
    mov a, offset adres1
                           ; Accumulator loaded with first RAM address
    mov mp11,a
                           ; setup memory pointer with first RAM address
loop:
    clr IAR1
                           ; clear the data at address defined by MP1L
    inc mpll
                           ; increment memory pointer MP1L
    sdz block
                           ; check if last memory location has been cleared
    jmp loop
continue:
```

:

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.

Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 'code'
org OOh
start:
    lmov a,[m]
                          ; move [m] data to acc
    lsub a, [m+1]
                          ; compare [m] and [m+1] data
    snz c
                          ; [m]>[m+1]?
    jmp continue
                          ; no
    lmov a,[m]
                           ; yes, exchange [m] and [m+1] data
    mov temp,a
    lmov a,[m+1]
    lmov [m],a
    mov a, temp
    lmov [m+1],a
continue:
    :
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.



Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0	
Name	SC	CZ	ТО	PDF	OV	Z	AC	С	
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	
POR	х	х	0	0	х	х	х	х	
							">	k": unknowr	
Bit 7					which is pe	erformed by	y the OV f	lag and the	
D ! (tion operation		0.1100				
Bit 6					gs for differ			a	
					ons, the CZ			-	
					ns, the CZ f on CZ flag a				
		-	• •	-	t be affected		operation z	ero nag.	
D:4.5				iag will lib		1.			
Bit 5		tchdog Tim		ng the "CLI	R WDT" or	"HAIT" ir	struction		
			ne-out occu		C WD1 01		istruction		
Bit 4		wer down							
510 1			e	ng the "CLI	R WDT" ins	struction			
			ne "HALT"						
Bit 3	OV: Ove	erflow flag							
		overflow							
			esults in a co it or vice ve		e highest-oi	rder bit but	not a carry	out of the	
Bit 2	Z: Zero								
	0: The	result of an	n arithmetic	or logical	operation is	not zero			
	1: The	result of ar	n arithmetic	or logical	operation is	zero			
Bit 1		ciliary flag							
		auxiliary ca	•						
					the low nib ole in subtra		tion, or no	borrow	
Bit 0	C: Carry	' flag							
		carry-out							
					an addition eration	operation	or if a borro	ow does	
	not take place during a subtraction operation The "C" flag is also affected by a rotate through carry instruction.								



EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 32×8 bits for this device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0 and a single control register in Sector 1.

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in only Sector 1, can only be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer pairs and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

Register				В	it			
Name	7	6	5	4	3	2	1	0
EEA	_	_	—	EEA4	EEA3	EEA2	EEA1	EEA0
EED	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0
EEC			—	—	WREN	WR	RDEN	RD

EEPROM Register List

• EEA Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	_	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **EEA4~EEA0**: Data EEPROM address bit 4 ~ bit 0

• EED Register

Bit	7	6	5	4	3	2	1	0
Name	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7~0 **EED7~EED0**: Data EEPROM data bit 7 ~ bit 0



• EEC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	WREN	WR	RDEN	RD
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 **RDEN**: Data EEPROM Read Enable

0: Disable

1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 RD: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

- Note: 1. The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.
 - 2. Ensure that the f_{SUB} clock is stable before executing the write operation.
 - 3. Ensure that the write operation is totally complete before changing the contents of the EEPROM related registers.

Reading Data from the EEPROM

To read data from the EEPROM, the EEPROM address of the data to be read must first be placed in the EEA register. Then the read enable bit, RDEN, in the EEC register must be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.



Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To initiate a write cycle, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global and the EEPROM interrupts are enabled and the stack is not full, a jump to the associated EEPROM Interrupt vector will take place. When the interrupt is serviced the EEPROM interrupt flag, DEF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data, the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.



Programming Examples

Reading Data from the EEPROM – Polling Method

MOV	A, EEPROM_ADRES	;	user defined address
MOV	EEA, A		
MOV	A, 40H	;	setup memory pointer low byte MP1L
MOV	MP1L, A	;	MP1L points to EEC register
MOV	A, 01H	;	setup Memory Pointer high byte MP1H
MOV	MP1H, A		
SET	IAR1.1	;	set RDEN bit, enable read operations
SET	IAR1.0	;	start Read Cycle - set RD bit
BACK	:		
SZ	IAR1.0	;	check for read cycle end
JMP	BACK		
CLR	IAR1	;	disable EEPROM read if no more read operations are required
CLR	MP1H		
MOV	A, EED	;	move read data to register
MOV	READ_DATA, A		

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

Writing Data to the EEPROM – Polling Method

MOV	A, EEPROM_ADRES	;	user defined address	
MOV	EEA, A			
MOV	A, EEPROM_DATA	;	user defined data	
MOV	EED, A			
MOV	A, 040H	;	setup memory pointer low byte MP1L	
MOV	MP1L, A	;	MP1L points to EEC register	
MOV	A, 01H	;	setup Memory Pointer high byte MP1H	
MOV	MP1H, A			
CLR	EMI			
SET	IAR1.3	;	set WREN bit, enable write operations	
SET	IAR1.2	;	start Write Cycle - set WR bit - executed immediately after	
		;	set WREN bit	
SET	EMI			
BACK:				
SZ	IAR1.2	;	check for write cycle end	
JMP	BACK			
CLR	MP1H			



Oscillators

Various oscillator types offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through the relevant control registers.


Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz

System Clock Configurations

There are two oscillator sources, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.



Internal High Speed RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.



Internal 32kHz Oscillator – LIRC

The Internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at full voltage range, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.


Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency, $f_{\rm H}$, or low frequency, $f_{\rm SUB}$, source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2 \sim f_{\rm H}/64$.



Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.



System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU		Register Setting		£	fн	fsuв	fling
Mode	CFU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	ин	ISUB	ILIRC
FAST	On	х	х	000~110	f _H ∼f _H /64	On	On	On
SLOW	On	х	х	111	f _{sub}	On/Off ⁽¹⁾	On	On
IDLE0	Off	0	1	000~110	Off	Off	On	On
IDLEO	Oli	0		111	On	OII		
IDLE1	Off	1	1	XXX	On	On	On	On
IDLE2	Off	1	0	000~110	On	On	Off	On
IDLEZ	Oli		0	111	Off	On	UII	On
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off ⁽²⁾

"x": unknown

Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f_{LIRC} clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from the HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bits are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped, too. However the f_{LIRC} clock can continues to operate if the WDT function is enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.



IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Registers

The registers, SCC and HIRCC are used to control the system clock and the corresponding oscillator configurations.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
SCC	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN		
HIRCC		_		—			HIRCF	HIRCEN		

System Operating Mode Control Register List

SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	—	—	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	—	—	—	R/W	R/W
POR	0	0	0	—	—	—	0	0

Bit 7~5 CKS2~CKS0: System clock selection 000. f

	$000: f_{\rm H}$
	$001: f_{\rm H}/2$
	010: $f_{\rm H}/4$
	011: f _H /8
	100: f _H /16
	101: f _H /32
	110: f _H /64
	111: f _{SUB}
	These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.
Bit 4~2	Unimplemented, read as "0"
Bit 1	FHIDEN : High Frequency oscillator control when CPU is switched off 0: Disable 1: Enable
	This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.
Bit 0	FSIDEN : Low Frequency oscillator control when CPU is switched off 0: Disable 1: Enable
	This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.
Note: A cer	tain delay is required before the relevant clock is successfully switched to the target

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits, FHS bit or FSS bit. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time = $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$, Where $t_{Curr.}$ indicates the current clock period, t_{Tar}, indicates the target clock period and t_{SYS} indicates the current system clock period.



HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	_	HIRCF	HIRCEN
R/W	—	—	—	—	—	—	R	R/W
POR	_	_	—	—	_		0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set high to enable the HIRC oscillator, the HIRCF bit will first be cleared to zero and then set high after the HIRC oscillator is stable.


Bit 0 **HIRCEN**: HIRC oscillator enable control 0: Disable

1: Enable

Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.






FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.




SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ f_{H} /64.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.





Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.



Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.



Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the Power down mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required time-out period as well as the enable/disable and software reset MCU operation.



WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

10101: Disable

01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t_{SRESET} and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

- $\begin{array}{c} 000:\ 2^8/f_{LIRC} \\ 001:\ 2^{10}/f_{LIRC} \\ 010:\ 2^{12}/f_{LIRC} \\ 011:\ 2^{14}/f_{LIRC} \\ 100:\ 2^{15}/f_{LIRC} \end{array}$
- 101: 2¹⁶/f_{LIRC}
- $101.2^{17}/f_{LIRC}$ 110: $2^{17}/f_{LIRC}$
- 111: 2¹⁸/f_{LIRC}

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	RSTF	LVRF	LRF	WRF
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	х	0	0

"x": unknown

- Bit 7~4 Unimplemented, read as "0"
- Bit 3 **RSTF**: Reset control register software reset flag Refer to Internal Reset Control section.
- Bit 2 LVRF: LVR function reset flag
 - Refer to the Low Voltage Reset section.
- Bit 1 LRF: LVR control register software reset flag Refer to the Low Voltage Reset section.
- Bit 0 WRF: WDT control register software reset flag 0: Not occurred 1: Occurred

This bit is set high by the WDT Control register software reset and cleared to zero by the application program. Note that this bit can only be cleared to zero by the application program.



Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.


WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Watchdog Timer Function Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction, the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8s for the 2^{18} division ratio, and a minimum timeout of 8ms for the 2^{8} division ratio.





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally:

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Internal Reset Control

There is an internal reset control register, RSTC, which is used to provide a reset when the device operates abnormally due to the environmental noise interference. If the content of the RSTC register is set to any value other than 01010101B or 10101010B, it will reset the device after a delay time, t_{SRESET}. After power on the register will have a value of 01010101B.

RSTC7~RSTC0 Bits	Reset Function
01010101B	No operation
10101010B	No operation
Any other value	Reset MCU

Internal Reset Function Control



RSTC Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 RSTC7~RSTC0: Reset function control

01010101: No operation

10101010: No operation

Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time, t_{SRESET} and the RSTF bit in the RSTFC register will be set to 1.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	RSTF	LVRF	LRF	WRF
R/W	—	—	—	_	R/W	R/W	R/W	R/W
POR	—	_	—	—	0	х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

 Bit 3
 RSTF: Reset control register software reset flag

 0: Not occurred
 1: Occurred

 This bit is set high by the RSTC control register software reset and cleared to zero by the application program. Note that this bit can only be cleared to 0 by the application program.

 Bit 2
 LVRF: LVR function reset flag

 Refer to the Low Voltage Reset section.

 Bit 1
 LRF: LVR control register software reset flag

 Refer to the Low Voltage Reset section.

 Bit 0
 WRF: WDT control register software reset flag


Refer to the Watchdog Timer Control Register section.

Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level.

The LVR function is always enabled in FAST and SLOW Mode with a specific LVR voltage V_{LVR} . If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual V_{LVR} value can be selected by the LVS7~LVS0 bits in the LVRC register. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after a delay time, t_{SRESET} . When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the SLEEP/IDLE mode.





LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	0	1	0	1

Bit 7~0

LVS7~LVS0: LVR Voltage Select control
01010101. 2 117

01010101: 2.1 V
00110011: 2.55V
10011001: 3.15V
10101010: 3.8V

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps for greater than a t_{LVR} time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET}. However in this situation the register contents will be reset to the POR value.

VBGC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	VBGEN	—	_	—
R/W	—	—	—	—	R/W	—	—	—
POR	—		—	—	0	—		

Bit 7~4 Unimplemented, read as "0"

Bit 3 VBGEN: Bandgap buffer control

- 0: Disable
- 1: Enable

Note that the Bandgap circuit is enabled when the LVR function is enabled or when the VBGEN bit is set to 1.

Bit 2~0 Unimplemented, read as "0"

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	RSTF	LVRF	LRF	WRF
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	х	0	0

"x": unknown

Bit 7~4Unimplemented, read as "0"Bit 3RSTF: Reset control register software reset flag

Refer to the Internal Reset Control section.

- Bit 2 LVRF: LVR function reset flag
 - 0: Not occured
 - 1: Occurred



This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.


Bit 1 LRF: LVR control register software reset flag

 Not occured
 Occurred
 This bit is set high if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

 Bit 0 WRF: WDT control register software reset flag
 Refer to the Watchdog Timer Control Register section

Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operations in the FAST or SLOW mode is the same as the hardware Low Voltage Reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u": unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Clear after reset, WDT begins counting
Timer Module	Timer Module will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects the microcontroller internal registers.

Register	Power-on	LVR Reset	WDT Time-out	WDT Time-out
	Reset	(Normal Operation)	(Normal Operation)	(IDLE/SLEEP)
IAR0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBHP	x x x x	uuuu	uuuu	uuuu
STATUS	xx00 xxxx	uuuu uuuu	uu1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
RSTFC	0 x 0 0	uuuu	uuuu	uuuu
SCC	00000	00000	00000	uuuuu
HIRCC	0 1	0 1	0 1	u u
PA	1111	1111	1111	uuuu
PAC	1111	1111	1111	uuuu
PAPU	0000	0000	0000	uuuu
PAWU	0000	0000	0000	uuuu
RSTC	0101 0101	0101 0101	0101 0101	uuuu uuuu
LVRC	0101 0101	uuuu uuuu	0101 0101	uuuu uuuu
VBGC	0	0	0	u
MFI0	0000	0000	0000	uuuu
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu
INTEG	00	00	00	u u
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PSCR	00	00	00	u u
TB0C	0000	0000	0000	uuuu
TB1C	0000	0000	0000	uuuu
PAS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEA	0 0000	0 0000	0 0000	u uuuu



Register	Power-on Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
EED	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDH	00	00	00	u u
CTMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMAH	00	00	00	u u
SIMC0	1110 0000	1110 0000	1110 0000	uuuu uuuu
SIMC1* (UMD=0)	1000 0001	1000 0001	1000 0001	uuuu uuuu
UUCR1* (UMD=1)	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu
SIMC2/SIMA/UUCR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMD/UTXR_RXR	x x x x x x x x x x x x	XXXX XXXX	XXXX XXXX	uuuu uuuu
SIMTOC* (UMD=0)	0000 0000	0000 0000	0000 0000	uuuu uuuu
UBRG* (UMD=1)	x x x x x x x x x x x x	XXXX XXXX	XXXX XXXX	uuuu uuuu
UUSR	0000 1011	0000 1011	0000 1011	uuuu uuuu
UUCR3	0	0	0	u
ADCS	0 0000	0 0000	0 0000	u uuuu
ADCR0	0010 00-0	0010 00-0	0010 00-0	uuuu uu-u
ADCR1	00000-	00000-	00000-	uuuuu-
PWRC	00000	00000	00000	uuuuu
PGAC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
PGAC1	-000 000-	-000 000-	-000 000-	-uuu uuu-
PGACS	0000 0000	0000 0000	0000 0000	uuuu uuuu
ADRL	xxxx xxxx	XXXX XXXX	XXXX XXXX	uuuu uuuu
ADRM	xxxx xxxx	XXXX XXXX	XXXX XXXX	uuuu uuuu
ADRH	xxxx xxxx	XXXX XXXX	XXXX XXXX	uuuu uuuu
DSOPC	0 0	0 0	0 0	uu
EEC	0000	0000	0000	uuuu

Note: "x" stands for unknown

"u" stands for unchanged

"-" stands for unimplemented

"*": The UUCR1 and SIMC1 registers share the same memory address while the UBRG and SIMTOC registers share the same memory address. The default value of the UUCR1 or UBRG register can be obtained when the UMD bit is set high by application program after a reset.



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with the port name PA. The I/O port is mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. The I/O port can be used for input and output operations. For input operation, the port is non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
PA	_	_	_	_	PA3	PA2	PA1	PA0				
PAC	_	—	—	—	PAC3	PAC2	PAC1	PAC0				
PAPU	_	_	_	_	PAPU3	PAPU2	PAPU1	PAPU0				
PAWU			_		PAWU3	PAWU2	PAWU1	PAWU0				

I/O Logic Function Register List

-": Unimplemented, read as "0"

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the register, namely PAPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	PAPU3	PAPU2	PAPU1	PAPU0
R/W	—	_	—	—	R/W	R/W	R/W	R/W
POR	—			—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 **PAPUn**: I/O Port x pin in pull-high function control 0: Disable 1: Enable

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.



Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	_	—	PAWU3	PAWU2	PAWU1	PAWU0
R/W	—		—	—	R/W	R/W	R/W	R/W
POR		—	_	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 PAWU3~PAWU0: PA3~PA0 wake-up function control 0: Disable

1: Enable

I/O Port Control Register

The I/O port has its own control register known as PAC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PAC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	_	PAC3	PAC2	PAC1	PAC0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	_	_	1	1	1	1

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 PACn: I/O Port A pin type selection 0: Output 1: Input

Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes an Output Function Selection register, labeled as PAS0, which can select the desired functions of the multi-function pin-shared pins.



The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for digital input pins, such as INT, CTCK, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.


PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
3it 7~6	PAS07~~ 00: PA 01: SC 10: AN 11: PA	2 S V1	3 Pin-Share	ed function	selection			
Bit 5~4	00: PA	CK/SCL OO/TX	2 Pin-Share	ed function	selection			
3it 3~2	00: PA 01: SD 10: PA	PAS02: PA 1/CTCK 00/TX 1/CTCK 1/CTCK	1 Pin-Share	ed function	selection			
Bit 1~0	00: PA	DI/SDA/RX TP		ed function	selection			



I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes a Timer Module, abbreviated to the name TM. The TM is multi-purpose timing unit and serves to provide operations such as Timer/Counter, Compare Match Output as well as being the functional unit for the generation of PWM signals. The TM has two individual interrupts. The addition of input and output pins for the TM ensures that users are provided with timing units with a wide and flexible range of features.

The general features of the Compact Type TM are described here with more detailed information provided in the individual Compact Type TM section.

Introduction

The device contains one Compact Type TM. The main features of the CTM are summarised in the accompanying table.

Function	СТМ
Timer/Counter	\checkmark
Compare Match Output	\checkmark
PWM Output	√
PWM Alignment	Edge
PWM Adjustment Period & Duty	Duty or Period

CTM Function Summary

TM Operation

The Compact Type TM offers a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in the TM can originate from various sources. The selection of the required clock source is implemented using the CTCK2~CTCK0 bits in the CTM control registers. For the CTM there is no serial number "n" in the relevant pins, registers and control bits since there is only one CTM in the device. The clock source can be a ratio of the system clock f_{SYS} or the internal high clock f_{H} , the f_{SUB} clock source or the external CTCK pin. The CTCK pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

TM Interrupts

The Compact Type TM has two internal interrupts, the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.





TM External Pins

The Compact Type TM has one TM input pin, with the label CTCK. The CTM input pin, CTCK, is essentially a clock source for the CTM and is selected using the CTCK2~CTCK0 bits in the CTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The CTCK input pin can be chosen to have either a rising or falling active edge.

The TM has two output pins with the label CTP and CTPB. The CTPB pin outputs the inverted signal of the CTP. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external CTP and CTPB output pins are also the pins where the TM generates the PWM output waveform.

As the TM input and output pins are pin-shared with other functions, the TM input and output function must first be setup using relevant pin-shared function selection register described in the Pin-shared Function section.






CTM External Pins

CTM Function Pin Control Block Diagram

Programming Considerations

The TM Counter Registers and the Compare CCRA registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA registers are implemented in the way shown in the following diagram and accessing this register pair is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA low byte register, named CTMAL, in the following access procedures. Accessing the CCRA low byte register without following these access procedures will result in unpredictable values.




The following steps show the read and write procedures:

- Writing Data to CCRA
 - Step 1. Write data to Low Byte CTMAL
 - Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte CTMAH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA
 - Step 1. Read data from the High Byte CTMDH and CTMAH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte CTMDL and CTMAL
 - This step reads data from the 8-bit buffer.

Compact Type TM – CTM

Although the simplest form of the TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can be controlled with an external input pin and can drive two external output pins.



- Note: 1. As the CTM external pins are pin-shared with other functions, the relevant pin-shared control bits should be properly configured before using these pins.
 - 2. The CTPB is the inverted signal of the CTP.

10-bit Compact Type TM Block Diagram



Compact Type TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 3-bit wide whose value is compared with the highest three bits in the counter while the CCRA is 10-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pins. All operating setup conditions are selected using relevant internal registers.

Compact Type TM Register Description

Overall operation of the Compact Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
CTMC0	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0	
CTMC1	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR	
CTMDL	D7	D6	D5	D4	D3	D2	D1	D0	
CTMDH	—	—	—	—	—	—	D9	D8	
CTMAL	D7	D6	D5	D4	D3	D2	D1	D0	
CTMAH	_		_		_	_	D9	D8	

10-bit Compact TM Register List

CTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTPAU: CTM Counter Pause Control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTCK2~CTCK0: Select CTM Counter clock

- 000: f_{SYS}/4 001: f_{SYS} 010: f_H/16 011: f_H/64
- 100: f_{SUB}
- 101: fsub
- 110: CTCK rising edge clock
- 111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the "Operating Modes and System Clocks" section.

Bit 3

CTON: CTM Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

Bit 2~0 CTRP2~CTRP0: CTM CCRP 3-bit register, compared with the CTM Counter bit 9 ~ bit 7 Comparator P Match Period

000: 1024 CTM clocks 001: 128 CTM clocks 010: 256 CTM clocks 011: 384 CTM clocks 100: 512 CTM clocks 101: 640 CTM clocks 110: 768 CTM clocks 111: 896 CTM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

•	СТ	Μ	C1	Register	
---	----	---	----	----------	--

Bit	7	6	5	4	3	2	1	0
Name	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTM1~CTM0: Select CTM Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

Bit 5~4 CTIO1~CTIO0: Select CTM external pin function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output



PWM Output Mode

00: PWM Output inactive state

- 01: PWM Output active state
- 10: PWM Output
- 11: Undefined
- Timer/Counter Mode
 - Unused

These two bits are used to determine how the CTM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be setup using the CTOC bit in the CTMC1 register. Note that the output level requested by the CTIO1 and CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when The CTM is running.

Bit 3 CTOC: CTP Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTPOL: CTP Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTP output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

Bit 1 CTDPX: CTM PWM period/duty Control 0: CCRP - period, CCRA - duty 1: CCRP - duty; CCRA - period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.



Bit 0 CTCCLR: Select CTM Counter clear condition

0: CTM Comparatror P match

1: CTM Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

CTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTM Counter Low Byte Register bit 7 ~ bit 0 CTM 10-bit Counter bit 7 ~ bit 0

CTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR	—	—	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTM Counter High Byte Register bit 1 ~ bit 0 CTM 10-bit Counter bit 9 ~ bit 8

CTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: CTM CCRA Low Byte Register bit 7 ~ bit 0 CTM 10-bit CCRA bit 7 ~ bit 0

CTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	D9	D8
R/W	_	—	—	—	—	—	R/W	R/W
POR	—	_	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTM CCRA High Byte Register bit 1 ~ bit 0 CTM 10-bit CCRA bit 9 ~ bit 8



Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.


Compare Match Output Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.






Note: 1. With CTCCLR=0, a Comparator P match will clear the counter

2. The CTM output pin is controlled only by the CTMAF flag

3. The output pin reset to initial state by a CTON bit rising edge





Note: 1. With CTCCLR=1, a Comparator A match will clear the counter

2. The CTM output pin is controlled only by the CTMAF flag

3. The output pin reset to initial state by a CTON bit rising edge

4. The CTMPF flags is not generated when CTCCLR=1



Timer/Counter Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 10 respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit in the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=0

CCRP	1~7	0		
Period	CCRP×128	1024		
Duty	CCRA			

If f_{SYS}=16MHz, CTM clock source is f_{SYS}/4, CCRP=4 and CCRA=128,

The CTM PWM output frequency = $(f_{SYS}/4)/(4 \times 128) = f_{SYS}/2048 = 8$ kHz, duty = $128/(4 \times 128) = 25\%$.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

• 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=1

CCRP	1~7	0	
Period	CCRA		
Duty	CCRP×128	1024	

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.






Note: 1. Here CTDPX=0 - Counter cleared by CCRP


2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when CTIO[1:0]=00 or 01

4. The CTCCLR bit has no influence on PWM operation







2. A counter clear sets the PWM Period

3. The internal PWM function continues even when CTIO[1:0]=00 or 01

4. The CTCCLR bit has no influence on PWM operation




Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

The device contains a high accuracy multi-channel 24-bit Delta Sigma analog-to-digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 24-bit digital value.

In addition, PGA gain control, A/D converter gain control and A/D converter reference gain control determine the amplification gain for A/D converter input signal. The designer can select the best gain combination for the desired amplification applied to the input signal. The following block diagram illustrates the A/D converter basic operational function. The A/D converter input channel can be arranged as two single-ended A/D converter input channels or one differential input channels. The input signal can be amplified by PGA before entering the 24-bit Delta Sigma A/D converter. The A/D converter module will output one bit converted data to SINC filter which can transform the converted one-bit data to 24 bits and store them into the specific data registers. Additionally, the device also provides a temperature sensor to compensate the A/D converter deviation caused by the temperature. With high accuracy and performance, the device is very suitable for differential output sensor applications such as weight measurement scales and other related products.






Internal Power Supply

The device contains an LDO and VCM for the regulated power supply. The accompanying block diagram illustrates the basic functional operation. The internal LDO can provide a fixed voltage for the PGA, A/D converter or external components. The V_{CM} can be used as a reference voltage for the A/D converter module. There are four LDO voltage levels, 2.4V, 2.6V, 2.9V or 3.3V, determined by the LDOVS1~LDOVS0 bits in the PWRC register. The V_{CM} has an output voltage level of 1.25V. The LDO and VCM functions can be controlled by the LDOEN and ADOFF bits respectively and can be powered off to reduce overall power consumption. If the VCM is disabled, the VCM output pin is floating.





Internal Power Supply Block Diagram

Contro	ol Bits	Output Voltage				
ADOFF	LDOEN	Bandgap	VOREG	VCM		
1	0	Off	Disable	Disable		
1	1	On	Enable	Enable		
0	0	On	Disable	Enable		
0	1	On	Enable	Enable		

Power Control Table

PWRC Register

Bit	7	6	5	4	3	2	1	0
Name	LDOEN	LDOSTS	_	—	—	LDOBPS	LDOVS1	LDOVS0
R/W	R/W	R/W	—	—	—	R/W	R/W	R/W
POR	0	0	_	—	_	0	0	0
Bit 7 LDOEN: LDO function control								

	Tunet
0: Disable	

1: Enable

- Bit 6 **LDOSTS**: LDO output pull-low resistor or floating control when LDO is disabled 0: Pull-low resistor
 - 1: Floating
- Bit 5~3 Unimplemented, read as "0"
- Bit 2 LDOBPS: LDO bypass function control 0: Disable
 - 1: Enable

Bit 1~0 LDOVS1~LDOVS0: LDO output voltage selection

- 00: 2.4V
- 01: 2.6V
- 10: 2.9V
- 11: 3.3V



A/D Converter Data Rate Definition

The Delta Sigma A/D converter data rate can be calculated using the following equation:

Data Rate =
$$\frac{f_{ADCK}}{CHOP \times OSR} = \frac{f_{MCLK}/N}{CHOP \times OSR} = \frac{f_{MCLK}}{N \times CHOP \times OSR}$$

 f_{ADCK} : A/D converter clock frequency, derived from f_{MCLK}/N .

- f_{MCLK} : A/D converter clock source, derived from f_{SYS} or $f_{\text{SYS}}/2$ / (ADCK[4:0]+1) using the ADCK bit field.
- N: A constant divide factor equal to 12 or 30 determined by the FLMS bit field.
- CHOP: Sampling data amount doubling function control equal to 1 or 2 determined by the FLMS bit field.

OSR: Oversampling rate determined by the ADOR bit field.

For example, if a data rate of 8Hz is desired, an f_{MCLK} clock source with a frequency of 4MHz A/D converter can be selected. Then set the FLMS field to "000" to obtain an "N" equal to 30. Finally, set the ADOR field to "001" to select an oversampling rate equal to 8192. Therefore, the Data Rate = $4MHz/(30 \times 2 \times 8192) = 8Hz$.

A/D Converter Register Description

Overall operation of the A/D converter is controlled by using a series of registers. Three read only registers exist to store the A/D converter data 24-bit value. A control register named as PWRC is used to control the required bias and supply voltages for PGA and A/D converter, and is described in the "Internal Power Supply" section. There are three registers for overall PGA operation. The remaining registers are control registers which set up the gain selections and control functions of the A/D converter.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
PWRC	LDOEN	LDOSTS	—	_	_	LDOBPS	LDOVS1	LDOVS0		
PGAC0	—	VGS1	VGS0	AGS1	AGS0	PGS2	PGS1	PGS0		
PGAC1	_	INIS	INX1	INX0	DCSET2	DCSET1	DCSET0	_		
PGACS	CHSN3	CHSN2	CHSN1	CHSN0	CHSP3	CHSP2	CHSP1	CHSP0		
ADCR0	ADRST	ADSLP	ADOFF	ADOR2	ADOR1	ADOR0	_	VREFS		
ADCR1	FLMS2	FLMS1	FLMS0			ADCDL	EOC	_		
ADCS	_	_	_	ADCK4	ADCK3	ADCK2	ADCK1	ADCK0		
ADRL	D7	D6	D5	D4	D3	D2	D1	D0		
ADRM	D15	D14	D13	D12	D11	D10	D9	D8		
ADRH	D23	D22	D21	D20	D19	D18	D17	D16		
DSOPC	DSOPEN	_						OPP		

A/D Converter Register List

Programmable Gain Amplifier Registers – PGAC0, PGAC1, PGACS

There are three registers related to the programmable gain control, PGAC0, PGAC1 and PGACS. The PGAC0 register is used to select the PGA gain, A/D Converter gain and the A/D Converter reference gain. The PGAC1 register is used to define the input connection and differential input offset voltage adjustment control. In addition, the PGACS register is used to select the PGA inputs. Therefore, the input channels have to be determined by the CHSP3~CHSP0 and CHSN3~CHSN0 bits to determine which analog channel input pins, temperature sensor inputs or internal power supply are actually connected to the internal differential A/D converter.



PGAC0 Register

Bit	7	6	5	4	3	2	1	0	
Name	_	VGS1	VGS0	AGS1	AGS0	PGS2	PGS1	PGS0	
R/W	—	R/W							
POR	—	0	0	0	0	0	0	0	
Bit 7	Unimplemented, read as "0"								
Bit 6~5	-5 VGS1~VGS0: REFP/REFN differential reference voltage gain selection 00: VREFGN=1 01: VREFGN=1/2 10: VREFGN=1/4 11: Reserved								
Bit 4~3	 AGS1~AGS0: A/D converter PGAOP/PGAON differential input signal gain selection 00: ADGN=1 01: ADGN=2 10: ADGN=4 11: Reserved 								
Bit 2~0 PGS2~PGS0: PGA DI+/DI- differential channel input gain selection 000: PGAGN=1 001: PGAGN=2 010: PGAGN=4 011: PGAGN=8 100: PGAGN=16 101: PGAGN=32 110: PGAGN=64 111: PGAGN=128									

PGAC1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	INIS	INX1	INX0	DCSET2	DCSET1	DCSET0	—
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	—	0	0	0	0	0	0	_

Bit 7 Unimplemented, read as "0"

- Bit 6 INIS: The selected inputs, IN1/IN2, internal connection control 0: Not connected
 - 1: Connected
- Bit 5~4 INX1~INX0: The selected inputs, IN1/IN2, and the PGA differential input ends, DI+/ DI- connection control

	INX[1,0]=00	INX[1,0]=01	INX[1,0]=10	INX[1,0]=11
IN1 	——— DI+	I IN1 / DI+	IN1 — DI+	
I IN2	DI-	I IN2 DI-	IN2 DI-	IN2 DI-

Bit 3~1

 DCSET2~DCSET0: Differential input signal PGAOP/PGAON offset selection 000: DCSET=+0V 001: DCSET=+0.25×ΔVR_I 010: DCSET=+0.5×ΔVR_I 011: DCSET=+0.75×ΔVR_I

- 100: DCSET=+0V
- 101: DCSET=-0.25× Δ VR_I
- 110: DCSET=- $0.5 \times \Delta VR_{I}$
- 111: DCSET=- $0.75 \times \Delta VR_I$

The voltage, ΔVR_I , is the differential reference voltage which is amplified by specific gain selection based on the selected inputs.

Bit 0 Unimplemented, read as "0"



PGACS Register

Bit	7	6	5	4	3	2	1	0
Name	CHSN3	CHSN2	CHSN1	CHSN0	CHSP3	CHSP2	CHSP1	CHSP0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	0	0	0	0	0	0

Bit 7~4 CHSN3~CHSN0: Negative input end IN2 selection

0000: AN1

0001: LNOPO

 $0010: V_{IN}/6$

 $0011: V_{CM}$

0100: Temperature sensor output – V_{TSON}

0101~1111: Reserved

These bits are used to select the negative input, IN2. If the IN2 input is selected as a single end input, the V_{CM} voltage must be selected as the positive input on IN1 for single end input applications. It is recommended that when the V_{TSON} signal is selected as the negative input, the V_{TSOP} signal should be selected as the positive input for proper operation.


Bit 3~0 CHSP3~CHSP0: Positive input end IN1 selection

 $\begin{array}{l} 0000: AN0 \\ 0001: LNOPO \\ 0010: V_{\rm IN}/5 \\ 0011: V_{\rm CM} \\ 0100: Temperature sensor output - V_{\rm TSOP} \\ 0101{\sim}1111: Reserved \end{array}$

These bits are used to select the positive input, IN1. If the IN1 input is selected as a single end input, the V_{CM} voltage must be selected as the negative input on IN2 for single end input applications. It is recommended that when the V_{TSOP} signal is selected as the positive input, the V_{TSON} signal should be selected as the negative input for proper operation.

Low Noise Operational Amplifier Control Register – DSOPC

There is a fully integrated operational amplifier in the device. This OPA can be used for signal amplification according to specific user requirements. The OPA can be disabled or enabled entirely under software control using internal register. With specific control register, some OPA related applications can be more flexible and easier to be implemented, such as Unit Gain Buffer, Non-Inverting Amplifier, Inverting Amplifier and various kinds of filters, etc.



DSOPC Register

Bit	7	6	5	4	3	2	1	0
Name	DSOPEN	—	—	—	_	_	—	OPP
R/W	R/W	—	—	—	—	_	—	R/W
POR	0	_	—	—	—		—	0

Bit 7 **DSOPEN**: Operational amplifier control bit

0: Disable

1: Enable



Bit 6~1 Unimplemented, read as "0"

Bit 0 **OPP**: Positive input end OPI+ selection

0: LNOPIP pin

1: V_{CM}

A/D Converter Data Registers – ADRL, ADRM, ADRH

The 24-bit Delta Sigma A/D converter requires three data registers to store the converted value. These are a high byte register, known as ADRH, a middle byte register, known as ADRM, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value, D0~D23.

ADRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: A/D conversion data register bit 7 ~ bit 0

ADRM Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 D15~D8: A/D conversion data register bit 15 ~ bit 8

ADRH Register

Bit	7	6	5	4	3	2	1	0
Name	D23	D22	D21	D20	D19	D18	D17	D16
R/W	R	R	R	R	R	R	R	R
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit $7 \sim 0$ **D23~D16**: A/D conversion data register bit $23 \sim$ bit 16

A/D Converter Control Registers – ADCR0, ADCR1, ADCS

To control the function and operation of the A/D converter, three control registers known as ADCR0, ADCR1 and ADCS are provided. These 8-bit registers define functions such as the selection of which reference source is used by the internal A/D converter, the A/D converter clock source, the A/D converter output data rate as well as controlling the power-up function and monitoring the A/D converter end of conversion status.

ADCR0 Register

Bit	7	6	5	4	3	2	1	0
Name	ADRST	ADSLP	ADOFF	ADOR2	ADOR1	ADOR0	—	VREFS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	—	R/W
POR	0	0	1	0	0	0	—	0

Bit 7 ADRST: A/D converter software reset control

^{0:} Disable



	This bit is used to reset the A/D converter internal digital SINC filter. This bit is cleared to zero for normal A/D converter operation. However, if set high, the internal digital SINC filter will be reset and the current A/D converted data will be aborted. A new A/D data conversion process will not be initiated until this bit is cleared to zero again.
Bit 6	ADSLP: A/D converter sleep mode control 0: Normal mode 1: Sleep mode
	This bit is used to determine whether the A/D converter enters the sleep mode or not when the A/D converter is powered on by setting the ADOFF bit low. When the A/D converter is powered on and the ADSLP bit is low, the A/D converter will operate normally. However, the A/D converter will enter the sleep mode if the ADSLP bit is set high as the A/D converter has been powered on. The whole A/D converter circuit will be switched off except for the PGA and internal Bandgap circuit to reduce overall power consumption and the V _{CM} start-up stable time.
Bit 5	ADOFF: A/D converter module power on/off control 0: Power on 1: Power off
	This bit controls the A/D converter power on/off function. This bit should be cleared to zero to enable the A/D converter. If the bit is set high then the A/D converter will be switched off reducing the device power consumption. As the A/D converter will consume a limited amount of power, even when not executing a conversion, this may be an important consideration in power sensitive battery powered applications. It is recommended to set the ADOFF bit high before the device enters the IDLE/SLEEP mode to save power. Setting the ADOFF bit high will power down the A/D converter module regardless of the ADSLP and ADRST bit settings.
Bit 4~2	 ADOR2~ADOR0: A/D conversion oversampling rate selection 000: Oversampling rate OSR = 16384 001: Oversampling rate OSR = 8192 010: Oversampling rate OSR = 4096 011: Oversampling rate OSR = 2048 100: Oversampling rate OSR = 1024 101: Oversampling rate OSR = 512 110: Oversampling rate OSR = 256 111: Oversampling rate OSR = 128
Bit 1	Unimplemented, read as "0"
Bit 0	VREFS : A/D converter reference voltage pair selection 0: Internal reference voltage pair $-V_{CM} \& AV_{SS}$ 1: Internal reference voltage pair $-V_{OREG} \& AV_{SS}$

ADCR1 Register

Bit	7	6	5	4	3	2	1	0
Name	FLMS2	FLMS1	FLMS0	—	—	ADCDL	EOC	—
R/W	R/W	R/W	R/W	—	—	R/W	R/W	—
POR	0	0	0			0	0	_

Bit 7~5

5 **FLMS2~FLMS0**: A/D converter clock frequency f_{ADCK} selection and sampled data doubling function (CHOP) enable control

- 100: CHOP=1, $f_{\text{ADCK}}=f_{\text{MCLK}}/30$
- 110: CHOP=1, $f_{ADCK}=f_{MCLK}/12$
- Others: Reserved

When the CHOP bit is equal to 2, it means that the sampled data amount will be doubled for the normal conversion mode. However, it can be regarded as the low latency conversion mode if the CHOP bit is equal to 1, which means that the sampled data doubling function is disabled.

^{000:} CHOP=2, $f_{ADCK}=f_{MCLK}/30$

^{010:} CHOP=2, $f_{ADCK}=f_{MCLK}/12$



- Bit 4~3 Unimplemented, read as "0"
- Bit 2 ADCDL: A/D converted data latch function enable control
 - 0: Disable data latch function
 - 1: Enable data latch function

If the A/D converted data latch function is enabled, the latest converted data value will be latched and will not be updated by any subsequent conversion results until this function is disabled. Although the converted data is latched into the data registers, the A/D converter circuits remain operational, but will not generate an interrupt and the EOC will not change. It is recommended that this bit should be set high before reading the converted data from the ADRL, ADRM and ADRH registers. After the converted data has been read out, the bit can then be cleared to zero to disable the A/D converter data latch function and allow further conversion values to be stored. In this way, the possibility of obtaining undesired data during A/D converter conversions can be prevented.

- Bit 1 EOC: End of A/D conversion flag 0: A/D conversion in progress 1: A/D conversion ended This bit must be cleared by software.
- Bit 0 Unimplemented, read as "0"

ADCS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	ADCK4	ADCK3	ADCK2	ADCK1	ADCK0
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 ADCK4~ADCK0: A/D converter clock source f_{MCLK} setup $00000\sim11110: f_{MCLK}=f_{SYS}/2 / (ADCK[4:0]+1)$ $11111: f_{MCLK}=f_{SYS}$

A/D Converter Operation

The A/D Converter provides four operating modes, which are the Normal mode, Power down mode, Sleep mode and Reset mode, controlled respectively by the ADOFF, ADSLP and ADRST bits in the ADCR0 register. The following table illustrates the operating mode selection.

LDOEN	ADOFF	ADSLP	ADRST	Operating mode	Description
0	1	х	x	Power down mode	Bandgap off, LDO off, V _{CM} off, PGA off, ADC off, Temperature sensor off, VRN/VRP buffer off, SINC filter off
1	1	х	x	Power down mode	Bandgap on, LDO on, V _{CM} on, PGA off, ADC off, Temperature sensor off, VRN/VRP buffer off, SINC filter off
0	0	1	x	Sleep mode (External voltage must be supplied on LDO output pin)	Bandgap on, LDO off, V _{CM} on, PGA on, ADC off, Temperature sensor off, VRN/VRP buffer off, SINC filter on
0	0	0	0	Normal mode (External voltage must be supplied on LDO output pin)	Bandgap on, LDO off, V _{CM} on, PGA on, ADC on, Temperature sensor on/off ⁽²⁾ , VRN/VRP buffer on/off ⁽³⁾ , SINC filter on
0	0	0	1	Reset mode (External voltage must be supplied on LDO output pin)	Bandgap on, LDO off, V _{CM} on, PGA on, ADC on, Temperature sensor on/off ⁽²⁾ , VRN/VRP buffer on/off ⁽³⁾ , SINC filter Reset
1	0	1	x	Sleep mode	Bandgap on, LDO on, V _{CM} on, PGA on, ADC off, Temperature sensor off, VRN/VRP buffer off, SINC filter on



LDOEN	ADOFF	ADSLP	ADRST	Operating mode	Description
1	0	0	0	Normal mode	Bandgap on, LDO on, V_{CM} on, PGA on, ADC on, Temperature sensor on/off ⁽²⁾ , VRN/VRP buffer on/off ⁽³⁾ , SINC filter on
1	0	0	1	Reset mode	Bandgap on, LDO on, V_{CM} on, PGA on, ADC on, Temperature sensor on/off ⁽²⁾ , VRN/VRP buffer on/off ⁽³⁾ , SINC filter Reset

Note: 1. The V_{CM} generator on/off function is controlled directly by the bandgap on/off condition.

- 2. The Temperature Sensor can be switched on or off by configuring the CHSN[3:0] or CHSP[3:0] bits.
- 3. The VRN buffer can be switched on or off by configuring the VRBUFN bit while the VRP buffer can be switched on or off by configuring the VRBUFP bit.
- 4. "x" means unknown

A/D Operating Mode Summary

To enable the A/D Converter, the first step is to disable the A/D converter power down and sleep mode by clearing the ADOFF and ADSLP bits to make sure the A/D Converter is powered on. The ADRST bit in the ADCR0 register is used to start and reset the A/D converter after power on. When the microcontroller changes this bit from low to high and then low again, an analog to digital conversion in the SINC filter will be initiated. After this setup is completed, the A/D Converter is ready for operation. These three bits are used to control the overall start operation of the internal analog to digital converter.

The EOC bit in the ADCR1 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set high by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D converter interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D converter internal interrupt signal will direct the program flow to the associated A/D converter internal interrupt address for processing. If the A/D converter internal interrupt is disabled, the microcontroller can poll the EOC bit in the ADCR1 register to check whether it has been set to "1" as an alternative method of detecting the end of an A/D conversion cycle. The A/D converted data will be updated continuously by the new converted data. If the A/D converted data latch function is enabled, the latest converted data will be latched and the following new converted data will be discarded until this data latch function is disabled.

The clock source for the A/D converter should be typically fixed at a value of 4MHz, which originates from the system clock f_{SYS} , and can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the ADCK4~ADCK0 bits in the ADCS register to obtain a 4MHz clock source for the A/D Converter.

The differential reference voltage supply to the A/D Converter can be supplied from either the internal power supply, V_{CM} and AV_{SS} , or from another internal reference source, V_{OREG} and AV_{SS} . The desired selection is made using the VREFS bit in the ADCR0 register.



Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Enable the power LDO, VCM for PGA and A/D converter.

• Step 2

Select the PGA, A/D converter, reference voltage gains by PGAC0 register.

• Step 3

Select the PGA input connection and differential input signal offset by the PGAC1 register and select the A/D converter reference voltage pair by the ADCR0 register.

• Step 4

Select the required A/D conversion clock source by correctly programming bits ADCK4~ADCK0 in the ADCS register.

• Step 5

Select output data rate by configuring the ADOR2~ADOR0 bits in the ADCR0 register and FLMS2~FLMS0 bits in the ADCR1 register.

• Step 6

Select which channel is to be connected to the internal PGA by correctly programming the CHSP3~CHSP0 and CHSN3~CHSN0 bits which are also contained in the PGACS register.

• Step 7

Release the power down mode and sleep mode by clearing the ADOFF and ADSLP bits in ADCR0 register.

• Step 8

Reset the A/D converter by setting the ADRST to high in the ADCR0 register and then clearing this bit to zero to release the reset status.

• Step 9

If the A/D converter interrupt is to be used, the related interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, ADE, must both be set high to do this.

• Step 10

To check when the analog to digital conversion process is complete, the EOC bit in the ADCR1 register can be polled. The conversion process is complete when this bit goes high. When this occurs the A/D converter data registers ADRL, ADRM and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D converter interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOC bit in the ADCR1 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D converter internal circuitry can be switched off to reduce power consumption, by setting the ADOFF bit high. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines.



A/D Converter Transfer Function

The device contains a 24-bit Delta Sigma A/D converter and its full-scale converted digitized value is from 8388607 to -8388608 in decimal value. The converted data format is formed using a two's complement binary value. The MSB of the converted data is the signed bit. Since the full-scale analog input value is equal to the amplified value of the V_{CM} or the differential reference input voltage, ΔVR_I , selected by the VREFS bit in ADCR0 register, this gives a single bit analog input value of ΔVR_I divided by 8388608.

 $1 \text{ LSB} = \Delta \text{VR} \text{ I} / 8388608$

The A/D Converter input voltage value can be calculated using the following equation:

 $\Delta SI I = (PGAGN \times ADGN \times \Delta DI \pm) + DCSET$

 $\Delta VR_I = VREFGN \times \Delta VR \pm$

ADC Conversion Data = $(\Delta SI I / \Delta VR I) \times K$

Where K is equal to 223

- Note: 1. The PGAGN, ADGN, VREFGN values are decided by the PGS[2:0], AGS[1:0], VGS[1:0] control bits.
 - 2. ΔSI_I: Differential Input Signal after amplification and offset adjustment.
 - 3. PGAGN: Programmable Gain Amplifier gain.
 - 4. ADGN: A/D Converter gain.

5. VREFGN: Reference voltage gain.

- 6. ΔDI±: Differential input signal derived from external channels or internal signals.
- 7. DCSET: Offset voltage.
- 8. $\Delta VR\pm$: Differential Reference voltage.
- 9. ΔVR_I: Differential Reference input voltage after amplification.


Due to the digital system design of the Delta Sigma A/D Converter, the maximum A/D converted value is 8388607 and the minimum value is -8388608. Therefore, there is a middle value of 0. The ADC_Conversion_Data equation illustrates this range of converted data variation.

A/D Conversion Data (2's Complement, Hexadecimal)	Decimal Value
0x7FFFF	8388607
0x800000	-8388608

A/D Conversion Data Range

The above A/D conversion data table illustrates the range of A/D conversion data.

The following diagram shows the relationship between the DC input value and the A/D converted data which is presented using Two's Complement.





A/D Converted Data

The A/D converted data is related to the input voltage and the PGA selections. The format of the A/D Converter output is a two's complement binary code. The length of this output code is 24 bits and the MSB is a signed bit. When the MSB is "0", this represents a "positive" input. If the MSB is "1", this represents a "negative" input. The maximum value is 8388607 and the minimum value is -8388608. If the input signal is greater than the maximum value, the converted data is limited to 8388607, and if the input signal is less than the minimum value, the converted data is limited to -8388608.

A/D Converted Data to Voltage

The converted data can be recovered using the following equations:

If MSB = 0 - Positive Converted data

Input Voltage = $\frac{(Converted_data) \times LSB - DCSET}{PGAGN \times ADGN}$


If the MSB = 1 - Negative Converted data

Input voltage = $\frac{(\text{Two's_complement_of_Converted_data}) \times \text{LSB-DCSET}}{\text{PGAGN} \times \text{ADGN}}$

Note: Two's complement = One's complement+1

Temperature Sensor

An internal temperature sensor is integrated within the device to allow compensation for temperature effects. By selecting the PGA input channels to the V_{TSOP} and V_{TSON} signals, the A/D Converter can obtain temperature information and allow compensation to be carried out on the A/D converted data. The following block diagram illustrates the functional operation for the temperature sensor.



Temperature Sensor Structure



A/D Programming Example

<pre>#include BH66F2742.inc data .section 'data' adc_result_data_l db ? adc_result_data_h db ? adc_result_data_h db ? code .section 'code' start: clr ADE</pre>
<pre>adc_result_data_1 db ? adc_result_data_m db ? adc_result_data_m db ? adc_result_data_h db ? code .section `code' start: clr ADE</pre>
<pre>adc_result_data_n db ? adc_result_data_h db ? code .section 'code' start: Clr ADE</pre>
<pre>adc_result_data_h db ? code .section `code' start: clr ADE</pre>
<pre>code .section `'code' start: clr ADE</pre>
<pre>start: clr ADE</pre>
<pre>clr ADE ; disable ADC interrupt mov a, 083H ; Power control for PGA, ADC mov PWRC, a ; PWRC=10000011, LDO enable, VCM enable, LDO Bypass disable, ; LDO output voltage: 3.3V mov a, 000H mov PGAC0, a ; PGA gain=1, ADC gain=1, V_{REF} gain=1 mov a, 000H mov PGAC1, a ; INIS, INX, DCSET in default value clr VRBUFP ; disable buffer for V_{REF*} clr VRBUFP ; disable buffer for V_{REF*} clr VRBUFN ; disable buffer for V_{REF*} clr VRBUFN ; disable buffer for V_{REF*} set VREFS ; for using external reference clr ADOR2 ; for 10Hz output data rate, ADOR[2:0]=001, FIMS[2:0]=000 clr ADOR1 set ADOR0 clr FIMS2 clr FIMS1 clr FIMS0 clr ADOFF ; A/D converter exit power down mode. set ADRST ; A/D converter in reset mode clr ADRST ; A/D converter in convertsion (continuous mode) clr EOC ; Clear "EOC" flag</pre>
<pre>mov a, 083H ; Power control for PGA, ADC mov PWRC, a ; PWRC=10000011, LDO enable, VCM enable, LDO Bypass disable, ; LDO output voltage: 3.3V mov a, 000H mov PGAC0, a ; PGA gain=1, ADC gain=1, V_{REF} gain=1 mov a, 000H mov PGAC1, a ; INIS, INX, DCSET in default value clr VRBUFP ; disable buffer for V_{REF+} clr VRBUFN ; disable buffer for V_{REF+} clr VRBUFN ; disable buffer for V_{REF+} set VREFS ; for using external reference clr ADOR2 ; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000 clr ADOR1 set ADOR0 clr FLMS2 clr FLMS1 clr FLMS0 clr ADOFF ; A/D converter exit power down mode. set ADRST ; A/D converter in reset mode clr ADRST ; A/D converter in convertsion (continuous mode) clr EOC ; Clear "EOC" flag</pre>
mov FWRC, a; PWRC=10000011, LDO enable, VCM enable, LDO Bypass disable, ; LDO output voltage: 3.3Vmov a, 000H; PGA gain=1, ADC gain=1, VREF gain=1mov a, 000H; PGA gain=1, ADC gain=1, VREF gain=1mov A, 000H; INIS, INX, DCSET in default valueclr VRBUFP; disable buffer for VREF+clr VRBUFN; disable buffer for VREF+clr VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr FLMS2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr FLMS1; A/D converter exit power down mode.set ADOR57; A/D converter in reset modeclr ADR57; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
<pre>; LDO output voltage: 3.3V mov a, 000H mov PGAC0, a ; PGA gain=1, ADC gain=1, V_{REF} gain=1 mov a, 000H mov PGAC1, a ; INIS, INX, DCSET in default value clr VRBUFP ; disable buffer for V_{REF} clr VRBUFN ; disable buffer for V_{REF} set VREFS ; for using external reference clr ADOR2 ; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000 clr ADOR1 set ADOR0 clr FLMS2 clr FLMS1 clr FLMS0 clr ADOFF ; A/D converter exit power down mode. set ADRST ; A/D converter in reset mode clr ADRST ; A/D converter in convertsion (continuous mode) clr EOC ; Clear "EOC" flag</pre>
mov a, 000Hmov PGAC0, a; PGA gain=1, ADC gain=1, VREF gain=1mov a, 000Hmov PGAC1, a; INIS, INX, DCSET in default valueclr VRBUFP; disable buffer for VREFclr VRBUFN; disable buffer for VREFset VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr FLMS2clr FLMS1clr FLMS1clr FLMS1clr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
mov PGAC0, a; PGA gain=1, ADC gain=1, VREF gain=1mov a, 000Hmov PGAC1, a; INIS, INX, DCSET in default valueclr VRBUFP; disable buffer for VREFclr VRBUFN; disable buffer for VREFset VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr FLMS2clr FLMS1clr FLMS1clr FLMS0clr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
mov a, 000Hmov PGAC1, a; INIS, INX, DCSET in default valueclr VRBUFP; disable buffer for VREFclr VRBUFN; disable buffer for VREFset VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr ADOR1set ADOR0clr FLMS2clr FLMS1clr FLMS0clr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
mov PGAC1, a; INIS, INX, DCSET in default valueclr VRBUFP; disable buffer for VREFclr VRBUFN; disable buffer for VREFset VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr ADOR1set ADOR0clr FLMS2clr FLMS1clr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
clr VRBUFP; disable buffer for VREFFclr VRBUFN; disable buffer for VREFFset VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr ADOR1set ADOR0clr FLMS2clr FLMS1clr FLMS0clr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
clr VRBUFN; disable buffer for VREF-set VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr ADOR1set ADOR0clr FLMS2clr FLMS1clr FLMS0clr ADOFFclr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
set VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr ADOR1set ADOR0clr FLMS2clr FLMS1clr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
set VREFS; for using external referenceclr ADOR2; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000clr ADOR1set ADOR0clr FLMS2clr FLMS1clr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
clr ADOR1 set ADOR0 clr FLMS2 clr FLMS1 clr FLMS0 clr ADOFF ; A/D converter exit power down mode. set ADRST ; A/D converter in reset mode clr ADRST ; A/D converter in convertsion (continuous mode) clr EOC ; Clear "EOC" flag
clr ADOR1 set ADOR0 clr FLMS2 clr FLMS1 clr FLMS0 clr ADOFF ; A/D converter exit power down mode. set ADRST ; A/D converter in reset mode clr ADRST ; A/D converter in convertsion (continuous mode) clr EOC ; Clear "EOC" flag
clr FLMS2 clr FLMS1 clr FLMS0 clr ADOFF ; A/D converter exit power down mode. set ADRST ; A/D converter in reset mode clr ADRST ; A/D converter in convertsion (continuous mode) clr EOC ; Clear "EOC" flag
clr FLMS1 clr FLMS0 clr ADOFF ; A/D converter exit power down mode. set ADRST ; A/D converter in reset mode clr ADRST ; A/D converter in convertsion (continuous mode) clr EOC ; Clear "EOC" flag
clr FLMS0clr ADOFFset ADRSTclr ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
clr ADOFF; A/D converter exit power down mode.set ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
set ADRST; A/D converter in reset modeclr ADRST; A/D converter in convertsion (continuous mode)clr EOC; Clear "EOC" flag
clr ADRST ; A/D converter in convertsion (continuous mode) clr EOC ; Clear "EOC" flag
clr EOC ; Clear "EOC" flag
loop:
*
snz EOC ; Polling "EOC" flag
jmp loop ; Wait for read data
clr adc result data h
clr adc result data m
clr adc result data l
mov a, ADRL
mov adc result data 1, a ; Get Low byte ADC value
mov a, ADRM
mov adc result data m, a ; Get Middle byte ADC value
mov a, ADRH
mov adc_result_data_h, a ; Get High byte ADC value
get_adc_value_ok:
clr EOC ; Clearing read flag
jmp loop ; for next data read
end

Ex



Universal Serial Interface Module – USIM

The device contains a Universal Serial Interface Module, which includes the four-line SPI interface, the two-line I²C interface and the two-line/single-wire UART interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI, I²C or UART based hardware such as sensors, Flash or EEPROM memory, etc. The USIM interface pins are pin-shared with other I/O pins therefore the USIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As all the interface types share the same pins and registers, the choice of whether the UART, SPI or I²C type is used is made using the UART mode selection bit, named UMD, and the SPI/I²C operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the USIM pin-shared I/O are selected using pull-high control registers when the USIM function is enabled and the corresponding pins are used as USIM input pins.


SPI Interface

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one $\overline{\text{SCS}}$ pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

SPI Interface Operation

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and \overline{SCS} . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and \overline{SCS} is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I²C/UART function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMC0 and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single \overline{SCS} pin only one slave device can be utilized. The \overline{SCS} pin is controlled by software, set CSEN bit to 1 to enable \overline{SCS} pin function, set CSEN bit to 0 the \overline{SCS} pin will be floating state.




SPI Master/Slave Connection



The SPI function in the device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2. Note that the SIMC2 and SIMD registers and their POR values are only available when the SPI mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF	
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF	
SIMD	D7	D6	D5	D4	D3	D2	D1	D0	

SPI Register List

SPI Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.



SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: USIM SPI/I²C data register bit 7 ~ bit 0

SPI Control Registers

There are also two control registers for the SPI interface, SIMC0 and SIMC2. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

SIMC0 Register

Bit 4

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIM2~SIM0: USIM SPI/I²C operating mode control

000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is $f_{SYS}/16$

010: SPI master mode; SPI clock is fsys/64

011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is CTM CCRP match frequency/2

101: SPI slave mode

110: I²C slave mode

111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I²C operating mode of the USIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from CTM and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

UMD: UART mode selection bit

0: SPI or I²C mode

1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I²C mode.

Bit 3~2 SIMDEB1~SIMDEB0: I²C debounce time selection

These bits are only available when the USIM is configured to operate in the l^2C mode. Refer to the l^2C register section.

Bit 1 SIMEN: USIM SPI/I²C enable control

0: Disable

1: Enable

The bit is the overall on/off control for the USIM SPI/I²C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I²C interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I²C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I²C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore



be first initialised by the application program. If the USIM is configured to operate as an I²C interface via the UMD and SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0

SIMICF: USIM SPI incomplete flag

0: USIM SPI incomplete condition is not occurred

1: USIM SPI incomplete condition is occurred

This bit is only available when the USIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set high but the $\overline{\text{SCS}}$ line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set high together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set high if the SIMICF bit is set high by software application program.

SIMC2 Register


Bit	7	6	5	4	3	2	1	0		
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 7~6	D7~D6:	Undefined	bits							
	These bi	ts can be re	ad or writte	en by applic	cation progr	am.				
Bit 5			ck line base							
			will be high							
	1: The SCK line will be low when the clock is inactive The CKPOL B bit determines the base condition of the clock line, if the bit is high									
	The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is									
	then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.									
Bit 4	-									
DII 4		CKEG: SPI SCK active clock edge type selection CKPOLB=0								
		- •	se level and	l data captu	ire at SCK 1	rising edge				
		-	se level and	-			e			
	CKPOL	B=1		-						
			se level and							
			se level and	-				1		
						•		nal outputs		
								ata transfer KPOLB bit		
								e SCK line		
							-	en the SCK		
	line will	be high w	hen the clo	ock is inact	ive. The C	KEG bit de	etermines a	ctive clock		
	edge typ	e which de	pends upon	the conditi	on of CKP	OLB bit.				
Bit 3	MLS: S	PI data shif	t order							
	0: LSE									
	1: MS									
								rred, either		
	MSB or	LSB first. S	Setting the b	on high wil	i select MS	B first and	low for LSI	5 IIrst.		

Bit 2	CSEN: SPI SCS pin control
	0: Disable 1: Enable
	The CSEN bit is used as an enable/disable for the $\overline{\text{SCS}}$ pin. If this bit is low, then the
	$\overline{\text{SCS}}$ pin will be disabled and placed into a floating condition. If the bit is high the $\overline{\text{SCS}}$
	pin will be enabled and used as a select pin.
Bit 1	WCOL: SPI write collision flag 0: No collision 1: Collision
	The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared to zero by the application program.
Bit 0	TRF : SPI Transmit/Receive complete flag 0: SPI data is being transferred 1: SPI data transmission is completed
	The TRF bit is the Transmit/Receive Complete flag and is set to "1" automatically when an SPI data transmission is completed, but must cleared to "0" by the application program. It can be used to generate an interrupt


SPI Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRF flag will be set high automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an \overline{SCS} signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in certain IDLE Modes if the clock source used by the SPI interface is still active.








SPI Slave Mode Timing – CKEG=1







SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and $\overline{\text{SCS}}$ =0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and SCS can become I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

SPI Operation Steps

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the \overline{SCS} pin function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the \overline{SCS} line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the \overline{SCS} line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit in the SIMC0 are set high, this will place the SDI



line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and SCS, SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

Master Mode

• Step 1

Select the SPI Master mode and clock source using the UMD and SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and SDO lines to output the data. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a USIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

- Step 8 Clear TRF.
- Step 9 Go to step 4.

Slave Mode

• Step 1

Select the SPI Slave mode using the UMD and SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and $\overline{\text{SCS}}$ signal. After this, go to step 5.



For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a USIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.


- Step 8
- Clear TRF.
- Step 9 Go to step 4.

Error Detection

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two-line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I²C Master Slave Bus Connection

I²C Interface Operation

The I²C serial interface is a two-line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I2C device is activated and the related internal pull-high register could be controlled by its corresponding pull-high control register.





The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I²C data transfer speed, there exists a relationship between the system clock, f_{SYS} , and the I²C debounce time. For either the I²C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I ² C Debounce Time Selection	I ² C Standard Mode (100kHz)	I ² C Fast Mode (400kHz)
No Debounce	f _{SYS} >2MHz	f _{sys} >4MHz
2 system clock debounce	f _{SYS} >4MHz	f _{sys} >8MHz
4 system clock debounce	f _{sys} >4MHz	f _{sys} >8MHz

I²C Minimum f_{SYS} Frequency Requirements



I²C Registers

There are three control registers associated with the I²C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD. Note that the SIMC1, SIMD, SIMA and SIMTOC registers and their POR values are only available when the I²C mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF		
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK		
SIMD	D7	D6	D5	D4	D3	D2	D1	D0		
SIMA	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0		
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0		

I²C Register List

I²C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the I²C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I²C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I²C bus must be made via the SIMD register.

SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: USIM SPI/I²C data register bit 7 ~ bit 0

I²C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim1$ of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I²C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected.

SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 SIMA6~SIMA0: I²C slave address

SIMA6~SIMA0 is the 7-bit I²C slave address.

Bit 0 **D0**: Reserved bit, can be read or written by application program



I²C Control Registers

There are three control registers for the I^2C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the I^2C communication status. Another register, SIMTOC, is used to control the I^2C time-out function and is described in the corresponding section.

SIMC0 Register

Bit 4

Bit 1

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIM2~SIM0: USIM SPI/I²C operating mode control

000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is f_{SYS}/16

010: SPI master mode; SPI clock is fsys/64

011: SPI master mode; SPI clock is $f_{\mbox{\tiny SUB}}$

100: SPI master mode; SPI clock is CTM CCRP match frequency/2

101: SPI slave mode

110: I²C slave mode

111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I²C operating mode of the USIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from CTM and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

UMD: UART mode selection bit

0: SPI or I²C mode

1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I²C mode.

Bit 3~2 SIMDEB1~SIMDEB0: I²C debounce time selection

00: No debounce

- 01: 2 system clock debounce
- 1x: 4 system clock debounce

These bits are used to select the I²C debounce time when the USIM is configured as the I²C interface function by setting the UMD bit to "0" and SIM2~SIM0 bits to "110".

SIMEN: USIM SPI/I²C enable control

0: Disable

1: Enable

The bit is the overall on/off control for the USIM SPI/I²C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I²C interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I²C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I²C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the USIM is configured to operate as an I²C interface via the UMD and SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.



Bit 0 SIMICF: USIM SPI incomplete flag

This bit is only available when the USIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

Bit	7	6	5	4	3	2	1	0			
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK			
R/W	R	R	R	R/W	R/W	R	R/W	R			
POR	1	0	0	0	0	0	0	1			
it 7	0: Data 1: Con The HC transferr	a is being tr npletion of F flag is tl	ansferred an 8-bit dat ne data tran completion	nsfer flag.	This flag		ro when da g will go h				
Sit 6	HAAS: 0: Not 1: Add The HA device a	I ² C bus add address ma ress match AS flag is ddress is th	ress match atch the address e same as t	match flag	ransmit add	dress. If the	determine i e addresses				
Bit 5	HBB: I ² 0: I ² C 1: I ² C The HBI	C bus busy bus is not b bus is busy 3 flag is the	flag usy : I²C busy fl	ag. This fla	g will be "1	" when the	e I ² C bus is 1				
	will occur when a START signal is detected. The flag will be cleared to "0" when the bus is free which will occur when a STOP signal is detected.										
Bit 4	HTX: I ² 0: Slav	C slave dev ve device is		mitter or re r	-						
Bit 3	0: Slav 1: Slav The TXA of data,	ve send ack ve do not se AK bit is the this bit will	nowledge fl nd acknow e transmit a l be transm	ledge flag icknowledg itted to the	e flag. Afte bus on the	9th clock	device recei from the sla r data is rec	ave devi			
3it 2	0: Slav 1: Slav The SR the mass transmitt the slave mode or from the is zero, t	ve device sh ve device sh W flag is ter device ted address device wil receive mo bus, so th	the I ² C Sla wishes to and slave a l check the ode. If the e slave de will write o	receive mod transmit mod ave Read/V transmit or ddress is m SRW flag i SRW flag i vice should	ode Write flag. receive d atch, that is to determin s high, the l be in tran	ata from the s when the e whether i master is r smit mode	determine he I ² C bus. HAAS flag t should be requesting t . When the ye device sl	When t is set hig in transr o read da SRW fl			
3it 1	IAMWU 0: Disa 1: Ena This bit or IDLE IDLE m	J: I ² C addre able ble should be s Mode. If t	ess match w set high to the IAMW ole the I ² C a	U bit has b address mat	² C address een set bef ich wake uj	ore enterin p, then this	ce up from g either the bit must be	SLEEP			

zero by the application program after wake-up to ensure correction device operation.



Bit 0 **RXAK**: I²C bus receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that an acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.

I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an USIM interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I²C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1


Set the UMD, SIM2~SIM0 and SIMEN bits in the SIMC0 register to "0", "110" and "1" respectively to enable the I²C bus.

• Step 2

Write the slave address of the device to the I²C bus address register SIMA.

• Step 3

Set the USIME interrupt enable bit of the interrupt control register to enable the USIM interrupt.





I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

I²C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal USIM I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an USIM I²C bus interrupt signal can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I²C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

I²C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal


After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be setup as a receiver and the HTX bit in the SIMC1 register should be cleared to "0".



I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

I²C Communication Timing Diagram






I²C Bus ISR Flow Chart

I²C Time-out Control

In order to reduce the problem of I²C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I²C is not received for a while, then the I²C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I²C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I²C "STOP" condition occurs.





When an I²C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the USIM interrupt vector. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I ² C Time-out			
SIMD, SIMA, SIMC0	No change			
SIMC1	Reset to POR condition			

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula: $((1\sim 64)\times(32/f_{SUB}))$. This gives a time-out period which ranges from about 1ms to 64ms.

SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7	SIMTOEN: USIM I ² C Time-out control 0: Disable 1: Enable
Bit 6	SIMTOF: USIM I ² C Time-out flag 0: No time-out occurred 1: Time-out occurred
	This bit is set high when time-out occurs and can only be cleared to zero by application program.
Bit 5~0	SIMTOS5~SIMTOS0: USIM I ² C Time-out period selection

I²C time-out clock source is $f_{SUB}/32$. I²C time-out time is equal to (SIMTOS[5:0]+1)×(32/ f_{SUB}).

UART Interface


The device contains an integrated full-duplex or half-duplex asynchronous serial communication UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function shares the same internal interrupt vector with the SPI and I²C interfaces which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex or half-duplex (single wire mode) asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- Separately enabled transmitter and receiver




- 2-byte Deep FIFO Receive Data Buffer
- URX/UTX pin wake-up function
- · Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver Full
 - Receiver Overrun
 - Address Mode Detect



MCU Data Bus





MCU Data Bus

UART Data Transfer Block Diagram – USWM=1

UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as UTX pin and URX/UTX pin,which are pin-shared with I/O or other pin functions. The UTX and URX/UTX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UMD bit, the UREN bit, the UTXEN or URXEN bits, if set, will configure these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin second by the corresponding I/O pull-high function control bit. When the UTX or URX/UTX pin function is disabled by clearing the UMD, UREN, UTXEN or URXEN bit, the UTX or URX/UTX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the UTX or URX/UTX pin or not is determined by the corresponding I/O pull-high function control bit.



UART Single Wire Mode

The UART function also supports a Single Wire Mode communication which is selected using the USWM bit in the UUCR3 register. When the USWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single URX/UTX pin can be used to transmit and receive data depending upon the corresponding control bits. When the URXEN bit is set high, the URX/UTX pin is used as a receiver pin. When the URXEN bit is cleared to zero and the UTXEN bit is set high, the URX/UTX pin will act as a transmitter pin.

It is recommended not to set both the URXEN and UTXEN bits high in the single wire mode. If both the URXEN and UTXEN bits are set high, the URXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the UTX pin mentioned in this chapter should be replaced by the URX/UTX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the UTX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the URX/UTX and UTX pins.

UART Data Transfer Scheme

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the UTXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the UTX pin at a rate controlled by the Baud Rate Generator. Only the UTXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external URX/UTX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal UTXR_RXR register, where it is buffered and can be manipulated by the application program. Only the UTXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the UTXR_RXR register is used for both data transmission and data reception.

UART Status and Control Registers

There are seven control registers associated with the UART function. The UMD bit in the SIMC0 register can be used to select the UART interface. The USWM bit in the UUCR3 register is used to enable/disable the UART Single Wire Mode. The UUSR, UUCR1 and UUCR2 registers control the overall function of the UART, while the UBRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the UTXR_RXR data register. Note that UART related registers and their POR values are only available when the UART mode is selected by setting the UMD bit in the SIMC0 register to "1".



Register	Bit										
Name	7	6	5	4	3	2	1	0			
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF			
UUSR	UPERR	UNF	UFERR	UOERR	URIDLE	URXIF	UTIDLE	UTXIF			
UUCR1	UREN	UBNO	UPREN	UPRT	USTOPS	UTXBRK	URX8	UTX8			
UUCR2	UTXEN	URXEN	UBRGH	UADDEN	UWAKE	URIE	UTIIE	UTEIE			
UUCR3			_	_				USWM			
UTXR_RXR	UTXRX7	UTXRX6	UTXRX5	UTXRX4	UTXRX3	UTXRX2	UTXRX1	UTXRX0			
UBRG	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0			

UART Register List

SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIM2~SIM0: USIM SPI/I²C operating mode control

When the UMD bit is cleared to zero, these bits setup the SPI or I²C operating mode of the USIM function. Refer to the SPI or I²C register section for more details.

Bit 4 UMD: UART mode selection bit 0: SPI or I²C mode 1: UART mode This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I2C mode. Bit 3~2 SIMDEB1~SIMDEB0: I²C debounce time selection Refer to the I²C register section. Bit 1 SIMEN: USIM SPI/I2C enable control This bit is only available when the USIM is configured to operate in an SPI or I²C mode with the UMD bit cleared to zero. Refer to the SPI or I2C register section for more details. Bit 0 SIMICF: USIM SPI Incomplete Flag Refer to the SPI register section.

UUSR Register

The UUSR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the UUSR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	UPERR	UNF	UFERR	UOERR	URIDLE	URXIF	UTIDLE	UTXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7

UPERR: Parity error flag 0: No parity error is detected

1: Parity error is detected

The UPERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared to zero by a software sequence which involves a read to the status register UUSR followed by an access to the UTXR_RXR data register.



Bit 6 UNF: Noise flag

0: No noise is detected

1: Noise is detected

The UNF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The UNF flag is set during the same cycle as the URXIF flag but will not be set in the case of as overrun. The UNF flag can be cleared to zero by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 5 UFERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The UFERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared to zero by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 4 UOERR: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The UOERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the UTXR_RXR receive data register. The flag is cleared to zero by a software sequence, which is a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 3 URIDLE: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The URIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the URIDLE bit is "1" indicating that the UART receiver is idle and the URX/UTX pin stays in logic high condition.

Bit 2

URXIF: Receive UTXR RXR data register status

0: UTXR RXR data register is empty

1: UTXR RXR data register has available data

The URXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the UTXR_RXR read data register is empty. When the flag is "1", it indicates that the UTXR_RXR read data register contains new data. When the contents of the shift register are transferred to the UTXR_RXR register, an interrupt is generated if URIE=1 in the UUCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags UNF, UFERR, and/or UPERR are set within the same clock cycle. The URXIF flag will eventually be cleared to zero when the UUSR register is read with URXIF set, followed by a read from the UTXR_RXR register, and if the UTXR_RXR register has no more new data available.

Bit 1 UTIDLE: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The UTIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the UTXIF flag is "1" and when there is no transmit data or break character being transmitted. When UTIDLE is equal to "1", the UTX pin becomes idle with the pin state in logic high condition. The UTIDLE flag is cleared to zero by reading the UUSR register with UTIDLE set and then writing to the UTXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.



Bit 0

UTXIF: Transmit UTXR_RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (UTXR_RXR data register is empty)

The UTXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the UTXR_RXR data register. The UTXIF flag is cleared to zero by reading the UART status register (UUSR) with UTXIF set and then writing to the UTXR_RXR data register. Note that when the UTXEN bit is set, the UTXIF flag bit will also be set since the transmit data register is not yet full.

UUCR1 Register

The UUCR1 register together with the UUCR2 and UUCR3 registers are the three UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UREN	UBNO	UPREN	UPRT	USTOPS	UTXBRK	URX8	UTX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x": unknown

Bit 7 UREN: UART function enable control

0: Disable UART. UTX and URX/UTX pins are in a floating state

1: Enable UART. UTX and URX/UTX pins function as UART pins

The UREN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the URX/UTX pin as well as the UTX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled if the UMD bit is set and the UTX and URX/UTX pins will function as defined by the USWM mode selection bit together with the UTXEN and URXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF bits will be cleared to zero, while the UTIDLE, UTXIF and URIDLE bits will be set high. Other control bits in UUCR1, UUCR2, UUCR3 and UBRG registers will remain unaffected. If the UART is active and the UREN bit is cleared to zero, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 UBNO: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits URX8 and UTX8 will be used to store the 9th bit of the received and transmitted data respectively.

Bit 5 UPREN: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.



Bit 4	UPRT: Parity type selection bit 0: Even parity for parity generator 1: Odd parity for parity generator
	This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.
Bit 3	USTOPS: Number of Stop bits selection0: One stop bit format is used1: Two stop bits format is usedThis bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.
Bit 2	UTXBRK: Transmit break character 0: No break character is transmitted 1: Break characters transmit
	The UTXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the UTX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the UTXBRK bit is reset.
Bit 1	URX8: Receive data bit 8 for 9-bit data transfer format (read only)
	This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as URX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.
Bit 0	UTX8 : Transmit data bit 8 for 9-bit data transfer format (write only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as UTX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

UUCR2 Register

The UUCR2 register is the second of the UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various USIM UART mode interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UTXEN	URXEN	UBRGH	UADDEN	UWAKE	URIE	UTIIE	UTEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 UTXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named UTXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the UTX pin will be set in a floating state.

If the UTXEN bit is equal to "1" and the UMD and UREN bit are also equal to "1", the transmitter will be enabled and the UTX pin will be controlled by the UART. Clearing the UTXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the UTX pin will be set in a floating state.

Bit 6 URXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named URXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the URX/UTX pin will be set in a floating state. If the URXEN bit is equal to "1" and the UMD and UREN bit are also equal to "1", the receiver will be enabled and the URX/UTX pin will be controlled by the UART. Clearing the URXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the URX/UTX pin will be set in a floating state.

Bit 5 UBRGH: Baud Rate speed selection

Bit 3

Bit 1

0: Low speed baud rate

1: High speed baud rate

The bit named UBRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register UBRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 UADDEN: Address detect function enable control

0: Address detect function is disabled 1: Address detect function is enabled

The bit named UADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to UTXRX7 if UBNO=0 or the 9th bit, which corresponds to UTXR8 if UBNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of UBNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

UWAKE: URX/UTX pin wake-up UART function enable control

0: URX/UTX pin wake-up UART function is disabled

1: URX/UTX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the URX/UTX pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no URX/UTX pin wake-up UART function if the UART clock (f_H) exists. If the UWAKE bit is set high as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the URX/UTX pin occurs. When this request happens and the corresponding interrupt is enabled, an URX/UTX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the URX/UTX pin when the UWAKE bit is cleared to zero.

Bit 2 URIE: Receiver interrupt enable control

0: Receiver related interrupt is disabled

1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag UOERR or receive data available flag URXIF is set, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UOERR or URXIF flags.

UTIIE: Transmitter Idle interrupt enable control

0: Transmitter idle interrupt is disabled

1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag UTIDLE is set, due to a transmitter idle condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UTIDLE flag.



Bit 0 UTEIE: Transmitter Empty interrupt enable control

0: Transmitter empty interrupt is disabled

1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag UTXIF is set, due to a transmitter empty condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UTXIF flag.

UUCR3 Register

The UUCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, URX/UTX, together with the control of the URXEN and UTXEN bits in the UUCR2 register.

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	—	USWM
R/W	—	—	—	—	—	—	—	R/W
POR	_	—	—	—	_	—	_	0

Bit 7~1 Unimplemented, read as "0"

USWM: Single Wire Mode enable control

0: Disable, the URX/UTX pin is used as UART receiver function only

1: Enable, the URX/UTX pin can be used as UART receiver or transmitter function controlled by the URXEN and UTXEN bits

Note that when the Single Wire Mode is enabled, if both the URXEN and UTXEN bits are high, the URX/UTX pin will just be used as UART receiver input.

• UTXR_RXR Register

The UTXR_RXR register is the data register which is used to store the data to be transmitted on the UTX pin or being received from the URX/UTX pin.

Bit	7	6	5	4	3	2	1	0
Name	UTXRX7	UTXRX6	UTXRX5	UTXRX4	UTXRX3	UTXRX2	UTXRX1	UTXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 UTXRX7~UTXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

UBRG Register

Bit	7	6	5	4	3	2	1	0
Name	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 UBRG7~UE

UBRG7~UBRG0: Baud Rate values

By programming the UBRGH bit in UUCR2 register which allows selection of the related formula described above and programming the required value in the UBRG register, the required baud rate can be setup.

Note: Baud rate = $f_H/[64 \times (N+1)]$ if UBRGH=0.

Baud rate = $f_H/[16 \times (N+1)]$ if UBRGH=1.

Bit 0



Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register UBRG and the second is the value of the UBRGH bit in the control register UUCR2. The UBRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the UBRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the UBRG register and has a range of between 0 and 255.

UUCR2 UBRGH Bit	0	1
Baud Rate (BR)	f _H / [64 (N+1)]	f _H / [16 (N+1)]

By programming the UBRGH bit which allows selection of the related formula and programming the required value in the UBRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the UBRG register, there will be an error associated between the actual and requested value. The following example shows how the UBRG register value N and the error value can be calculated.

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with UBRGH cleared to zero determine the UBRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate BR=f_{\rm H}/[64(N+1)]

Re-arranging this equation gives N=[f_H/(BR×64)]-1

Giving a value for N=[4000000/(4800×64)]-1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the UBRG register. This gives an actual or calculated baud rate value of $BR=4000000/[64\times(12+1)]=4808$

Therefore the error is equal to (4808-4800)/4800=0.16%

UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding UBNO, UPRT, UPREN, and USTOPS bits in the UUCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UREN bit in the UUCR1 register. When the UART mode is selected by setting the UMD bit in the SIMC0 register to "1", if the UREN, UTXEN and URXEN bits are set, then these two UART pins will act as normal UTX output pin and URX/UTX input pin respectively. If no data is being transmitted on the UTX pin, then it will default to a logic high value.

Clearing the UREN bit will disable the UTX and URX/UTX pin and allow these pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF being cleared while bits UTIDLE, UTXIF and URIDLE will be set. The remaining control bits in the UUCR1, UUCR2, UUCR3 and UBRG registers will remain unaffected. If the UREN bit in the UUCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.


Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UUCR1 register. The UBNO bit controls the number of data bits which can be set to either 8 or 9, the UPRT bit controls the choice of odd or even parity, the UPREN bit controls the parity on/off function and the USTOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8	B-bit Data For	mats		
1	8	0	0	1
1	7	0	1	1
1	7	1	0	1
Example of 9	-bit Data For	mats		
1	9	0	0	1
1	8	0	1	1
1	8	1	0	1

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the UBNO bit in the UUCR1 register. When UBNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the UTX8 bit in the UUCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the UTXR_RXR register. The data to be transmitted is loaded into this UTXR_RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this



stop bit has been transmitted, the TSR can then be loaded with new data from the UTXR_RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the UTXEN bit is set, but the data will not be transmitted until the UTXR_RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the UTXR_RXR register, after which the UTXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the UTXR_RXR register will result in an immediate transfer to the TSR. If during a transmission the UTXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The UTX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UART is transmitting data, the data is shifted on the UTX pin from the shift register, with the least significant bit first. In the transmit mode, the UTXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the UTX8 bit in the UUCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the UBNO, UPRT, UPREN and USTOPS bits to define the required word length, parity type and number of stop bits.
- Setup the UBRG register to select the desired baud rate.
- Set the UTXEN bit ensure that the UTX pin is used as a UART transmitter pin.
- Access the UUSR register and write the data that is to be transmitted into the UTXR_RXR register. Note that this step will clear the UTXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when UTXIF=0, data will be inhibited from being written to the UTXR_RXR register. Clearing the UTXIF flag is always achieved using the following software sequence:

1. A UUSR register access

2. A UTXR_RXR register write execution

The read-only UTXIF flag is set by the UART hardware and if set indicates that the UTXR_RXR register is empty and that other data can now be written into the UTXR_RXR register without overwriting the previous data. If the UTEIE bit is set then the UTXIF flag will generate an interrupt.

During a data transmission, a write instruction to the UTXR_RXR register will place the data into the UTXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the UTXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the UTXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the UTIDLE bit will be set. To clear the UTIDLE bit the following software sequence is used:

1. A UUSR register access

2. A UTXR_RXR register write execution

Note that both the UTXIF and UTIDLE bits are cleared by the same software sequence.



Transmitting Break

If the UTXBRK bit is set high and the state keeps for a time greater than $[(BRG+1)\times t_H]$, then the break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the UTXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the UTXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the UTXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the UBNO bit is set, the word length will be set to 9 bits with the MSB being stored in the URX8 bit of the UUCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the URX/UTX pin input is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the URX/UTX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external URX/UTX pin input is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the URX/UTX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external URX/UTX pin input, LSB first. In the read mode, the UTXR_RXR register forms a buffer between the internal bus and the receiver shift register. The UTXR_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from UTXR_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error UOERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- · Make the correct selection of UBNO, UPRT and UPREN bits to define the word length, parity type.
- Setup the UBRG register to select the desired baud rate.
- Set the URXEN bit to ensure that the URX/UTX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The URXIF bit in the UUSR register will be set when the UTXR_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the UTXR_RXR register, then if the URIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The URXIF bit can be cleared using the following software sequence:

1. A UUSR register access

2. A UTXR_RXR register read execution



Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the UBNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by UBNO plus one stop bit. The URXIF bit is set, UFERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the URIDLE bit is set. A break is regarded as a character that contains only zeros with the UFERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the UFERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the URIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, UFERR, will be set.
- The receive data register, UTXR_RXR, will be cleared.
- The UOERR, UNF, UPERR, URIDLE or URXIF flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the UUSR register, otherwise known as the URIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the URIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag URXIF in the UUSR register is set by an edge generated by the receiver. An interrupt is generated if URIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, UTXR_RXR. An overrun error can also generate an interrupt if URIE=1.

Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error – UOERR

The UTXR_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the UTXR_RXR register. If this is not done, the overrun error flag UOERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The UOERR flag in the UUSR register will be set.
- The UTXR_RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the URIE bit is set.

The UOERR flag can be cleared by an access to the UUSR register followed by a read to the UTXR_RXR register.



Noise Error – UNF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, UNF, in the UUSR register will be set on the rising edge of the URXIF bit.
- Data will be transferred from the Shift register to the UTXR_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the URXIF bit which itself generates an interrupt.

Note that the UNF flag is reset by a UUSR register read operation followed by a UTXR_RXR register read operation.

Framing Error – UFERR

The read only framing error flag, UFERR, in the UUSR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the UFERR flag will be set. The UFERR flag and the received data will be recorded in the UUSR and UTXR_RXR registers respectively, and the flag is cleared in any reset.

Parity Error – UPERR

The read only parity error flag, UPERR, in the UUSR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, UPREN=1, and if the parity type, odd or even is selected. The read only UPERR flag and the received data will be recorded in the UUSR and UTXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, UFERR and UPERR, in the UUSR register should first be read by the application program before reading the data word.

UART Interrupt Structure


Several individual UART conditions can trigger an USIM interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an URX/UTX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and the USIM interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding UUSR register flags which will generate an USIM interrupt if its associated interrupt enable control bit in the UUCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual USIM UART mode interrupt sources.

The address detect condition, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt when an address detect condition occurs if its function is enabled by setting the UADDEN bit in the UUCR2 register. An URX/UTX pin wake-up, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt if the UART clock ($f_{\rm H}$) source is switched off and the UWAKE and URIE bits in the UUCR2 register are set when a falling edge on the URX/UTX pin occurs. Note that in the event of an URX/UTX wake-up interrupt occurring, there will be a certain period of delay, commonly known as the System Start-up Time, for the oscillator to restart and stabilize before the system resumes normal operation.

Note that the UUSR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared



automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the USIM interrupt enable control bit in the interrupt control register of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



-

Address Detect Mode

Setting the Address Detect Mode bit, UADDEN, in the UUCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the URXIF flag. If the UADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the USIME and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if UBNO=1 or the 8th bit if UBNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the UADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the URXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit UPREN to zero.

UADDEN	9th bit if UBNO=1 8th bit if UBNO=0	USIM Interrupt Generated
0	0	\checkmark
0	1	\checkmark
1	0	×
I	1	\checkmark

UADDEN Bit Function



UART Power Down and Wake-up

When the UART clock (f_H) is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock (f_H) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the UUSR, UUCR1, UUCR2, UUCR3, UTXR_RXR registers, as well as the UBRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver URX/UTX pin wake-up function, which is enabled or disabled by the UWAKE bit in the UUCR2 register. If this bit, along with the UART mode selection bit, UMD, the UART enable bit, UREN, the receiver enable bit, URXEN and the receiver interrupt bit, URIE, are all set when the UART clock (f_H) is off, then a falling edge on the URX/UTX pin will trigger an URX/UTX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the URX/UTX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the USIM interrupt enable bit, USIME, must be set. If the EMI and USIME bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the USIM interrupt will not be generated until after this time has elapsed.

Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains one external interrupt and several internal interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the TMs, USIM and the A/D converter, etc.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into three categories. The first is the INTCO~INTC1 registers which setup the primary interrupts, the second is the MFI registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	
INT Pin	INTE	INTF	
USIM	USIME	USIMF	
Time Base	TBnE	TBnF	n=0~1
A/D Converter	ADE	ADF	
Multi-function	MFE	MFF	
EEPROM	DEE	DEF	
СТМ	CTMPE	CTMPF	
	CTMAE	CTMAF	

Interrupt Register Bit Naming Conventions

Register	Bit									
Name	7	6	5	4	3	2	1	0		
INTEG	_	—	—	—	—	—	INTS1	INTS0		
INTC0	_	MFF	ADF	INTF	MFE	ADE	INTE	EMI		
INTC1	TB1F	TB0F	USIMF	DEF	TB1E	TB0E	USIME	DEE		
MFI	—		CTMAF	CTMPF			CTMAE	CTMPE		

Interrupt Register List

INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	_	INTS1	INTS0
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	_	—	—	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: Interrupt edge control for INT pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges

INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	MFF	ADF	INTF	MFE	ADE	INTE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 MFF: Multi-function interrupt request flag 0: No request

- 1: Interrupt request
- Bit 5 ADF: A/D Converter interrupt request flag 0: No request
 - 1: Interrupt request
- Bit 4 INTF: INT interrupt request flag
 - 0: No request
 - 1: Interrupt request



Bit 3	MFE: Multi-function interrupt control 0: Disable 1: Enable
Bit 2	ADE: A/D Converter interrupt control 0: Disable 1: Enable
Bit 1	INTE: INT interrupt control 0: Disable 1: Enable
Bit 0	EMI : Global interrupt control 0: Disable 1: Enable

INTC1 Register

Bit	7	6	5	4	3	2	1	0		
Name	TB1F	TB0F	USIMF	DEF	TB1E	TB0E	USIME	DEE		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0 0 0 0 0 0 0 0								
Bit 7	TB1F : Time Base 1 request flag 0: No request 1: Interrupt request									
Bit 6	TB0F : Time Base 0 request flag 0: No request 1: Interrupt request									
Bit 5	USIMF: USIM interrupt request flag 0: No request 1: Interrupt request									
Bit 4	0: No 1	ata EEPRO request rrupt reque		t request fla	g					
Bit 3	TB1E : 7 0: Disa 1: Ena	able	interrupt c	control						
Bit 2	TB0E : 7 0: Disa 1: Ena	able) interrupt c	control						
Bit 1	USIME: USIM interrupt control 0: Disable 1: Enable									
Bit 0	DEE : Data EEPROM interrupt control 0: Disable 1: Enable									



MFI Register

Bit	7	6	5	4	3	2	1	0		
Name	—		CTMAF	CTMPF			CTMAE	CTMPE		
R/W	—	—	R/W	R/W	—	_	R/W	R/W		
POR		<u> </u>								
Bit 7~6	Unimplemented, read as "0"									
Bit 5	CTMAF: CTM Comparator A match interrupt request flag 0: No request 1: Interrupt request									
Bit 4	CTMPF : CTM Comparator P match interrupt request flag 0: No request 1: Interrupt request									
Bit 3~2	Unimple	mented, re	ad as "0"							
Bit 1	CTMAE : CTM Comparator A match interrupt control 0: Disable 1: Enable									
Bit 0	CTMPE: CTM Comparator P match interrupt control 0: Disable 1: Enable									

Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from



becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



External Interrupt

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge selection bits, appears on the external interrupt pin. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally, the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that the pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.



A/D Converter Interrupt

The A/D Converter interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the DEF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Universal Serial Interface Module Interrupt

The Universal Serial Interface Module Interrupt, also known as the USIM interrupt, will take place when the USIM Interrupt request flag, USIMF, is set. As the USIM interface can operate in three modes which are SPI mode, I²C mode and UART mode, the USIMF flag can be set by different conditions depending on the selected interface mode.

If the SPI or I²C mode is selected, the USIM interrupt can be triggered when a byte of data has been received or transmitted by the SPI/I²C interface, or an I²C slave address match occurs, or an I²C bus time-out occurs. If the UART mode is selected, several individual UART conditions including a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an URX/UTX pin wake-up, can generate a USIM interrupt with the USIMF flag bit set high.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, USIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Universal Serial Interface Interrupt flag, USIMF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.


Note that if the USIM interrupt is triggered by the UART interface, after the interrupt has been serviced, the UUSR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happen their respective interrupt request flag, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.



The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.



Time Base Interrupts

PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	CLKSEL1	CLKSEL0
R/W	—	—	—	—	—	_	R/W	R/W
POR	_			_	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

- 00: f_{SYS}
- 01: f_{SYS}/4 1x: f_{SUB}

TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	—	—	—	—	TB02	TB01	TB00
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	—	—	—	—	0	0	0

Bit 7 **TB0ON**: Time Base 0 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

000: 2⁸/f_{PSC} 001: 2⁹/f_{PSC}

- 010: $2^{10}/f_{PSC}$ 011: $2^{11}/f_{PSC}$
- $100: 2^{12}/f_{PSC}$

 $100: 2^{-7} \text{Ipsc}$ $101: 2^{13}/\text{fpsc}$

- 110: $2^{14}/f_{PSC}$
- $111: 2^{15}/f_{PSC}$



TB1C Register

Bit	7	6	5	4	3	2	1	0	
Name	TB1ON					TB12	TB11	TB10	
R/W	R/W	_	_	_	_	R/W	R/W	R/W	
POR	0		_		_	0	0	0	
Bit 7	TB1ON 0: Disa 1: Ena		e 1 Control						
Bit 6~3	Unimplemented, read as "0"								
Bit 2~0	TB12~T 000: 2 ⁱ 001: 2 ⁱ 010: 2 011: 2 ⁱ 100: 2 101: 2 110: 2 ⁱ 111: 2 ⁱ	9/f _{PSC} ¹⁰ /f _{PSC} ¹¹ /f _{PSC} ¹² /f _{PSC} ¹³ /f _{PSC} ¹⁴ /f _{PSC}	t Time Bas	e 1 Time-ou	ıt Period				

Multi-function Interrupt

Within the device there is one Multi-function interrupt. Unlike the other independent interrupts, this interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the CTM interrupts.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag MFF is set. The Multi-function interrupt flag will be set when any of its included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flag will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.

TM Interrupts

The Compact Type TM has two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the Compact Type TM interrupts are contained within the Multi-function Interrupts. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.



Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.


Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			,
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operati	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	Decrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate	· ·		1
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	C
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation	·		
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch Opera	tion		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m]	Skip if Data Memory is not zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read O	peration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneous) }		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

LADD A,[m]Add Data Memory to ACC2Z, C, AC, OV, SCLADDM A,[m]Add ACC to Data Memory2%Z, C, AC, OV, SCLADCA,[m]Add Data Memory to ACC with Carry2Z, C, AC, OV, SCLADCA,[m]Add ACC to Data memory with Carry2%Z, C, AC, OV, SC, CLSUBA,[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, CLSUBA,[m]Subtract Data Memory from ACC with carry2Z, C, AC, OV, SC, CLSBC A,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CLSBC A,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CLSBC A,[m]Decimal adjust ACC for Addition with result in Data Memory2%CLogic Operation2%ZZZLAND A,[m]Logical AND Data Memory to ACC2ZZLNRA,[m]Logical AND ACC to Data Memory2%ZZLNRA,[m]Logical AND ACC to Data Memory2%ZZLORA,[m]Logical AND ACC to Data Memory2%ZZLNDM A,[m]Logical AND ACC to Data Memory2%ZZLOPLA [m]Complement Data Memory with result in ACC2ZZLINCA [m]Increment Data Memory with result in ACC2ZZLINCA [m]Increment Data Memory right with result in ACC2ZZLINCA [m]Rotate Data Memory right with result in ACC2CCLINCA [m]Rotate Data Memory right through Carry with result in AC	Mnemonic	Description	Cycles	Flag Affected
LADDM A.[m]Add ACC to Data Memory2 ^{Note} Z, C, AC, OV, SCLADCA,[m]Add Data Memory to ACC with Carry2Z, C, AC, OV, SCLADCM,[m]Add ACC to Data memory with Carry2 ^{Note} Z, C, AC, OV, SCLSUB A.[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, C.LSBCM,[m]Subtract Data Memory from ACC with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C.LSBCM,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, C.LSBCM,[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C.LDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} ZZ, C, AC, OV, SC, C.LDAA [m]Logical AND Data Memory to ACC2ZZLND A.[m]Logical OR Data Memory to ACC2ZZLND A.[m]Logical OR Data Memory to ACC2ZZLOR A.[m]Logical OR ACC to Data Memory2 ^{Note} ZZLORM A.[m]Logical Core Data Memory2 ^{Note} ZZLORM A.[m]Logical XOR ACC to Data Memory2 ^{Note} ZZLCPLA [m]Complement Data Memory with result in ACC2ZZLCPLA [m]Complement Data Memory with result in ACC2ZZLDECA [m]Increment Data Memory right with result in ACC2ZZLDECA [m]Rotate Data Memory right through Carry with result in ACC2ZZLINCA [m]Rotate Data M	Arithmetic			1
Lab CA [m]Add Data Memory to ACC with Carry2ZZC, AC, OV, SCLAD CA [m]Add ACC to Data memory with Carry2ZC, AC, OV, SC, CZC, AC, OV, SC, CZC, AC, OV, SC, CZC, AC, OV, SC, CZC, AC, OV, SC, CZZ, C, AC, OV, SC, CZZZ, C, AC, OV, SC, CZZZZCAC, OV, SC, CZZZ	LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADCM A,[m]Add ACC to Data memory with Carry2 ^{Note} Z, C, AC, OV, SCLSUB A,[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, C,LSUBA,[m]Subtract Data Memory from ACC with result in Data Memory22LSBC A,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, C,LSBC A,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, C,LSBC A,[m]Subtract Data Memory from ACC with Carry result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C,LORA A,[m]Logical AND Data Memory to ACC2ZZLORA,[m]Logical CR Data Memory to ACC2ZZLANDM A,[m]Logical AND ACC to Data Memory2 ^{Note} ZZLORM A,[m]Logical AND ACC to Data Memory2 ^{Note} ZZLCPL [m]Complement Data Memory2 ^{Note} ZZLCPL [m]Complement Data Memory with result in ACC2ZZLCPLA [m]Increment Data Memory with result in ACC2ZZLINC [m]Increment Data Memory with result in ACC2ZZLDECA [m]Decrement Data Memory right with result in ACC2ZZLDECA [m]Rotate Data Memory right with result in ACC2ZZLDECA [m]Rotate Data Memory right with result in ACC2ZZLDECA [m]Rotate Data Memory right with result in ACC2CCLRRA [m]Rotate Data Memory right through Carry with result in ACC <td>LADDM A,[m]</td> <td>Add ACC to Data Memory</td> <td>2^{Note}</td> <td>Z, C, AC, OV, SC</td>	LADDM A,[m]	Add ACC to Data Memory	2 ^{Note}	Z, C, AC, OV, SC
LSUB A,[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, C,LSUB A,[m]Subtract Data Memory from ACC with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C,LSBCA,[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C,LSBCM,[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C,LDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C,LOR A,[m]Logical AND Data Memory to ACC2ZZLXOR A,[m]Logical OR Data Memory to ACC2ZZLND A,[m]Logical CR Data Memory to ACC2ZZLAND A,[m]Logical CR Data Memory to ACC2ZZLORA A,[m]Logical CR C to Data Memory2 ^{Note} ZZLORA A,[m]Logical CR ACC to Data Memory2 ^{Note} ZZLOPL M]Complement Data Memory with result in ACC2ZZLINCA [m]Increment Data Memory with result in ACC2ZZLINCA [m]Increment Data Memory right with result in ACC2ZZLDECA [m]Decrement Data Memory right with result in ACC2ZZLINCA [m]Rotate Data Memory right with result in ACC2NoneZLDECA [m]Rotate Data Memory right with result in ACC2NoneZLRAC [m]Rotate Data Memory right with result in ACC2NoneCC <tr<< td=""><td>LADC A,[m]</td><td>Add Data Memory to ACC with Carry</td><td>2</td><td>Z, C, AC, OV, SC</td></tr<<>	LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC
LSUBM A,[m]Subtract Data Memory from ACC with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C,LSBCA,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, C,LSBCMA,[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C,LDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, C,LONDA [m]Logical AND Data Memory to ACC2ZLOR A,[m]Logical AND Data Memory to ACC2ZLANDA,[m]Logical CN Data Memory to ACC2ZLANDA,[m]Logical CN Data Memory to ACC2ZLANDA,[m]Logical CN C to Data Memory2 ^{Note} ZLORMA,[m]Logical CN ACC to Data Memory2 ^{Note} ZLCPL [m]Complement Data Memory with result in ACC2ZLCPLA [m]Complement Data Memory with result in ACC2ZLDECA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory	LADCM A,[m]	Add ACC to Data memory with Carry	2 ^{Note}	Z, C, AC, OV, SC
LSBC A[m]Subtract Data Memory from ACC with Carry2ZZC, C, AC, OV, SC, CiLSBC A[m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CiLDAA [m]Logical AND Data Memory to ACC2ZZLOR A.[m]Logical OR Data Memory to ACC2ZZLAND A.[m]Logical OR Data Memory to ACC2ZZLOR A.[m]Logical OR Data Memory to ACC2ZZLAND M.[m]Logical OR ACC to Data Memory2 ^{Note} ZZLORM A.[m]Logical OR ACC to Data Memory2 ^{Note} ZZLCPL [m]Complement Data Memory with result in ACC2ZZLCPL [m]Complement Data Memory with result in ACC2ZZLINCA [m]Increment Data Memory with result in ACC2ZZLDEC [m]Increment Data Memory with result in ACC2ZZLDEC [m]DecrementZZZZLINCA [m]Increment Data Memory with result in ACC2ZZLDEC [m]Decrement Data Memory with result in ACC2ZZLDEC [m]Decrement Data Memory right with result in ACC2ZZLDEC [m]Decrement Data Memory right with result in ACC2NoneZLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLLRRA [m]Rotate Data Memory right through Carry2 ^{Note} CL<	LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSBCM A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CJLDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} CLogic OperationLand A.[m]Logical AND Data Memory to ACC2ZLAND A.[m]Logical OR Data Memory to ACC2ZLXOR A.[m]Logical OR Data Memory to ACC2ZLAND A.[m]Logical OR Data Memory to ACC2ZLAND A.[m]Logical OR ACC to Data Memory2 ^{Note} ZLORM A.[m]Logical OR ACC to Data Memory2 ^{Note} ZLOR A.[m]Logical OR ACC to Data Memory2 ^{Note} ZLCPL [m]Complement Data Memory2 ^{Note} ZLCPL [m]Complement Data Memory with result in ACC2ZLDCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry2 ^{Note} NoneLRRA [m]Rotate Data Memory right through Carry2 ^{Note} CLRRA [m]Rotate Data Memory right through Carry2 ^{Note} CLRRA [m]Rotate Data Memory left t	LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
LDAA [m]Decimal adjust ACC for Addition with result in Data Memory2NoteCLADAA [m]Logical AND Data Memory to ACC2ZLOR A, [m]Logical AND Data Memory to ACC2ZLAND A, [m]Logical XOR Data Memory to ACC2ZLAND A, [m]Logical XOR Data Memory to ACC2ZLAND A, [m]Logical OR ACC to Data Memory2 ^{Note} ZLORM A, [m]Logical OR ACC to Data Memory2 ^{Note} ZLORM A, [m]Logical XOR ACC to Data Memory2 ^{Note} ZLCPL [m]Complement Data Memory with result in ACC2ZLINC [m]Increment Data Memory with result in ACC2ZLINC [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLRA [m]Rotate Data Memory right with result in ACC2ZLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry2 ^{Note} CLRRA [m]Rotate Data Memory right through Carry2 ^{Note} CLRRA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left with result in ACC2C<	LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
Lapic OperationLogical AND Data Memory to ACC2ZLAND A.[m]Logical AND Data Memory to ACC2ZLOR A.[m]Logical OR Data Memory to ACC2ZLAND M.[m]Logical AND ACC to Data Memory2 ^{Note} ZLANDM A.[m]Logical AND ACC to Data Memory2 ^{Note} ZLORM A.[m]Logical AND ACC to Data Memory2 ^{Note} ZLCRM A.[m]Logical CR ACC to Data Memory2 ^{Note} ZLCPL [m]Complement Data Memory with result in ACC2ZLCPL [m]Complement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]DecrementZZZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRCA [m]Rotate Data Memory left with result in ACC2CLRCA [m]Rotate Data Memory left through Carry with result in ACC2CLRCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CL	LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
LAND A.[m]Logical AND Data Memory to ACC2ZLOR A.[m]Logical OR Data Memory to ACC2ZLXOR A.[m]Logical XOR Data Memory to ACC2ZLAND M.[m]Logical AND ACC to Data Memory2 ^{Note} ZLORM A.[m]Logical AND ACC to Data Memory2 ^{Note} ZLORM A.[m]Logical XOR ACC to Data Memory2 ^{Note} ZLCORM A.[m]Complement Data Memory2 ^{Note} ZLCPL [m]Complement Data Memory with result in ACC2ZLCPLA [m]Complement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory right with result in ACC2ZLDECA [m]Rotate Data Memory right with result in ACC2ZLRRA [m]Rotate Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry with result in ACC2CLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory right through Carry with result in ACC2CLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2C <td>LDAA [m]</td> <td>Decimal adjust ACC for Addition with result in Data Memory</td> <td>2^{Note}</td> <td>С</td>	LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 ^{Note}	С
LOR A, [m] Logical OR Data Memory to ACC 2 Z LXOR A, [m] Logical XOR Data Memory to ACC 2 Z LANDM A, [m] Logical AND ACC to Data Memory 2 ^{Niote} Z LORM A, [m] Logical OR ACC to Data Memory 2 ^{Niote} Z LXORM A, [m] Logical XOR ACC to Data Memory 2 ^{Niote} Z LXORM A, [m] Logical XOR ACC to Data Memory 2 ^{Niote} Z LCPL [m] Complement Data Memory with result in ACC 2 Z LCPL [m] Complement Data Memory with result in ACC 2 Z LINCA [m] Increment Data Memory with result in ACC 2 Z LDECA [m] Decrement Data Memory with result in ACC 2 Z LDECA [m] Decrement Data Memory right in ACC 2 Z LDEC [m] Decrement Data Memory right in ACC 2 None LRRA [m] Rotate Data Memory right with result in ACC 2 None LRRA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRA [m] Rotate Data Memory right through Carry with result in ACC 2 C <t< td=""><td>Logic Operation</td><td>on</td><td></td><td></td></t<>	Logic Operation	on		
LXOR A.[m]Logical XOR Data Memory to ACC2ZLANDM A.[m]Logical AND ACC to Data Memory2NoteZLORM A.[m]Logical OR ACC to Data Memory2NoteZLXOR M.[m]Logical XOR ACC to Data Memory2NoteZLCPL [m]Complement Data Memory2NoteZLCPLA [m]Complement Data Memory with result in ACC2ZLCPLA [m]Increment Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2NoneLRRC [m]Rotate Data Memory left through Carry2NoteCLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRCA [m]Rotate Data Memory left through Carry with result in ACC2CLRCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in	LAND A,[m]	Logical AND Data Memory to ACC	2	Z
Landburk (Im)Logical AND ACC to Data Memory2 NoteZLANDM A.[m]Logical AND ACC to Data Memory2 NoteZLCRM A.[m]Logical XOR ACC to Data Memory2 NoteZLCPL [m]Complement Data Memory with result in ACC2ZLCPLA [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 ^{Note} CLRRC [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left	LOR A,[m]	Logical OR Data Memory to ACC	2	Z
Lind English (Inf)Legical VARACC to Data Memory22LXORM A,[m]Logical XOR ACC to Data Memory22ZLCPL [m]Complement Data Memory with result in ACC2ZLCPLA [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 ^{Note} CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRCA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left through Carry2 ^{Note} CLRLC [m]Rotate Data Memory left through Carry2 ^{Note} CData Move <t< td=""><td>LXOR A,[m]</td><td>Logical XOR Data Memory to ACC</td><td>2</td><td>Z</td></t<>	LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
Logical XOR ACC to Data Memory2 NoteZLCPL [m]Complement Data Memory2 NoteZLCPL [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLDRC [m]Increment Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2CLRRC [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry2NoteCLRLA [m]Rotate Data Memory left with result in ACC2NoneNoneLRLC [m]Rotate Data Memory left through Carry with result in ACC2CCData MoveLRLC [m]Rotate Data Memory left through Carry with result in ACC2CCLRLC [m]Rotate Data Memory left through Carry with result in ACC2CCLRLC [m]Rotate Data Memory left through Carry2NoneCData MoveLMOV [m].AMove ACC to Da	LANDM A,[m]	Logical AND ACC to Data Memory	2 ^{Note}	Z
LCPL [m]Complement Data Memory2 NoteZLCPLA [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZRotateZZZRotateZZNoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry with result in ACC2CLRLA [m]Rotate Data Memory right through Carry with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLC [m]Rotate Data Memory left through Carry with result in ACC2NoneLRLC [m]Rotate Data Memory left through Carry with result in ACC2CLRLC [m]Rotate Data Memory left through Carry with result in ACC2CData MoveZC2NoneLRLC [m]Rotate Data Memory left through Carry with result in ACC2CData MoveZCCDLMOV A,[m]Move Data Memory to ACC2NoneLMOV A,[m]Move ACC to Data Memory	LORM A,[m]	Logical OR ACC to Data Memory	-	Z
LCPLA [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry2 ^{Note} NoneLRRA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData MoveUmore matched and memory left through Carry2 ^{Note} NoneLNCL [m]Rotate Data Memory left through Carry2 ^{Note} NoneBit Operation2None2NoneLCLR [m].iClear bit of Data Memory2 ^{Note} NoneNone	LXORM A,[m]	Logical XOR ACC to Data Memory	-	Z
Increment & DecrementLINCA [m]Increment Data Memory with result in ACC2ZLINC [m]Increment Data Memory2 ^{Note} ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZRotate2 ^{Note} ZRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 ^{Note} CLRRC [m]Rotate Data Memory right through Carry2 ^{Note} CLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLC [m]Rotate Data Memory left through Carry with result in ACC2CLRLC [m]Rotate Data Memory left through Carry2 ^{Note} CData MoveLC2NoneLMOV A, [m]Move Data Memory to ACC2NoneLMOV [m], AMove ACC to Data Memory2 ^{Note} NoneBit OperationLCLR [m].iClear bit of Data Memory2 ^{Note} None	LCPL [m]	Complement Data Memory	2 ^{Note}	Z
LINCA [m]Increment Data Memory with result in ACC2ZLINC [m]Increment Data Memory2 ^{Note} ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory2 ^{Note} ZRotateRotateLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRCA [m]Rotate Data Memory right through Carry2 ^{Note} CLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left2 ^{Note} NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData Move2 ^{Note} CDDData MoveUMOV A, [m]Move Data Memory to ACC2NoneLMOV A, [m]Move ACC to Data Memory2 ^{Note} NoneNoneBit OperationUMOV [m].AClear bit of Data Memory2 ^{Note} None	LCPLA [m]	Complement Data Memory with result in ACC	2	Z
LINC [m]Increment Data Memory2NoteZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZRotate2NoteZRotateLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRC [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2NoteCLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry2NoteCData MoveECDDLMOV A, [m]Move Data Memory to ACC2NoneLMOV [m], AMove ACC to Data Memory2NoteNoneBit OperationL2NoteNoneLCLR [m].iClear bit of Data Memory2NoteNone	Increment & D	ecrement		
LDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory2NoteZRotateEEELRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2NoteCLRRC [m]Rotate Data Memory right through Carry2NoteCLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData MoveZNoteCDDLMOV A, [m]Move Data Memory left through Carry with result in ACC2NoneLMOV A, [m]Move Data Memory to ACC2NoneDLMOV [m], AMove ACC to Data Memory2NoteNoneEBit OperationELCLR [m].iClear bit of Data Memory2NoteNone	LINCA [m]	Increment Data Memory with result in ACC	_	Z
LDEC [m]Decrement Data Memory2NoteZRotateLRRA [m]Rotate Data Memory right with result in ACC2NoneLRR [m]Rotate Data Memory right2NoteNoneLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2NoteCLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData Move2NoteCCData MoveLMOV A, [m]Move Data Memory to ACC2NoneNoneBit Operation2NoteNoneCData MemoryNoneLCLR [m].iClear bit of Data Memory2NoteNoneNone	LINC [m]	Increment Data Memory	2 ^{Note}	Z
Rotate Image: Construct of the second of	LDECA [m]	Decrement Data Memory with result in ACC	1	Z
LRRA [m]Rotate Data Memory right with result in ACC2NoneLRR [m]Rotate Data Memory right2 ^{Note} NoneLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 ^{Note} CLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData Move2 ^{Note} CCData MoveU2 ^{Note} CLMOV A, [m]Move Data Memory to ACC2NoneLMOV [m],AMove ACC to Data Memory2 ^{Note} NoneBit OperationU2 ^{Note} NoneLCLR [m].iClear bit of Data Memory2 ^{Note} None	LDEC [m]	Decrement Data Memory	2 ^{Note}	Z
LRR [m]Rotate Data Memory right2 ^{Note} NoneLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 ^{Note} CLRLA [m]Rotate Data Memory left with result in ACC2NoneLRL [m]Rotate Data Memory left with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData Move2CCData MoveU2NoneLMOV A, [m]Move Data Memory to ACC2NoneBit OperationU2NoneNoneLCLR [m].iClear bit of Data Memory2None	Rotate			
LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry 2 ^{Note} C LRLA [m] Rotate Data Memory left with result in ACC 2 None LRLA [m] Rotate Data Memory left with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry 2 ^{Note} C Data Move Rotate Data Memory left through Carry 2 ^{Note} C Data Move UMOV A, [m] Move Data Memory to ACC 2 None LMOV A, [m] Move ACC to Data Memory 2 ^{Note} None Bit Operation UCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LRRA [m]	Rotate Data Memory right with result in ACC		None
LRRC [m] Rotate Data Memory right through Carry 2 ^{Note} C LRLA [m] Rotate Data Memory left with result in ACC 2 None LRL [m] Rotate Data Memory left 2 ^{Note} None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C Data Move 2 ^{Note} C D LMOV A, [m] Move Data Memory to ACC 2 None LMOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LRR [m]		2 ^{Note}	None
LRLA [m] Rotate Data Memory left with result in ACC 2 None LRL [m] Rotate Data Memory left 2 ^{Note} None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C Data Move 2 ^{Note} C D LMOV A, [m] Move Data Memory to ACC 2 None LMOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LRRCA [m]	Rotate Data Memory right through Carry with result in ACC		С
LRL [m] Rotate Data Memory left 2 ^{Note} None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry 2 ^{Note} C Data Move 2 None LMOV A,[m] Move Data Memory to ACC 2 None LMOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LRRC [m]	Rotate Data Memory right through Carry	2 ^{Note}	С
LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C Data Move 2 ^{Note} C LMOV A,[m] Move Data Memory to ACC 2 None LMOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LRLA [m]	Rotate Data Memory left with result in ACC		None
LRLC [m] Rotate Data Memory left through Carry 2 ^{Note} C Data Move 2 None LMOV A,[m] Move Data Memory to ACC 2 None LMOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation 2 None LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LRL [m]	Rotate Data Memory left	2 ^{Note}	None
Data Move 2 None LMOV A,[m] Move Data Memory to ACC 2 None LMOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	_	С
LMOV A,[m] Move Data Memory to ACC 2 None LMOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LRLC [m]	Rotate Data Memory left through Carry	2 ^{Note}	С
LMOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	Data Move			
Bit Operation 2 None LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LMOV A,[m]	Move Data Memory to ACC	2	None
LCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LMOV [m],A	Move ACC to Data Memory	2 ^{Note}	None
	Bit Operation			
LSET [m].i Set bit of Data Memory 2 ^{Note} None	LCLR [m].i	Clear bit of Data Memory		None
	LSET [m].i	Set bit of Data Memory	2 ^{Note}	None



Mnemonic	Description	Cycles	Flag Affected
Branch	1		
LSZ [m]	Skip if Data Memory is zero	2 ^{Note}	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 ^{Note}	None
LSNZ [m]	Skip if Data Memory is not zero	2 ^{Note}	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 ^{Note}	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 ^{Note}	None
LSIZ [m]	Skip if increment Data Memory is zero	2 ^{Note}	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 ^{Note}	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 ^{Note}	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 ^{Note}	None
Table Read			
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
Miscellaneous			
LCLR [m]	Clear Data Memory	2 ^{Note}	None
LSET [m]	Set Data Memory	2 ^{Note}	None
LSWAP [m]	Swap nibbles of Data Memory	2 ^{Note}	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



Instruction Definition

ADC A,[m] Description Operation Affected flag(s) ADCM A,[m] Description	Add Data Memory to ACC with Carry The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator. ACC ← ACC + [m] + C OV, Z, AC, C, SC Add ACC to Data Memory with Carry The contents of the specified Data Memory, Accumulator and the carry flag are added.
Operation Affected flag(s)	The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m] + C$ OV, Z, AC, C, SC
ADD A,[m] Description Operation Affected flag(s)	Add Data Memory to ACC The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator. ACC ← ACC + [m] OV, Z, AC, C, SC
ADD A,x Description Operation Affected flag(s)	Add immediate data to ACC The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator. ACC \leftarrow ACC + x OV, Z, AC, C, SC
ADDM A,[m] Description Operation Affected flag(s)	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC
AND A,[m] Description Operation Affected flag(s)	Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z
AND A,x Description Operation Affected flag(s)	Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" x Z
ANDM A,[m] Description Operation Affected flag(s)	Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. [m] ← ACC "AND" [m] Z



increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.	
Operation Stack \leftarrow Program Counter + 1 Program Counter \leftarrow addr	
Affected flag(s) None	
CLR [m] Clear Data Memory	
Description Each bit of the specified Data Memory is cleared to 0.	
Operation $[m] \leftarrow 00H$	
Affected flag(s) None	
CLR [m].i Clear bit of Data Memory	
Description Bit i of the specified Data Memory is cleared to 0.	
Operation $[m].i \leftarrow 0$	
Affected flag(s) None	
CLR WDT Clear Watchdog Timer	
Description The TO, PDF flags and the WDT are all cleared.	
Operation WDT cleared	
$TO \leftarrow 0$	
$PDF \leftarrow 0$	
Affected flag(s) TO, PDF	
CPL [m] Complement Data Memory	
Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits whic previously contained a 1 are changed to 0 and vice versa.	h
Operation $[m] \leftarrow \overline{[m]}$	
Affected flag(s) Z	
CPLA [m] Complement Data Memory with result in ACC	
Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits whic previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.	
Operation $ACC \leftarrow \overline{[m]}$	
Affected flag(s) Z	
DAA [m] Decimal-Adjust ACC for addition with result in Data Memory	
Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.	
Operation $[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$	
Affected flag(s) C	



DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the
	Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of
-	the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ PDF $\leftarrow 1$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program
Description	execution then continues from this new address. As this requires the insertion of a dummy
	instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	[m] ← ACC
Affected flag(s)	None
2()	



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise
	logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter \leftarrow Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None



	Rotate Data Memory left with result in ACC
RLA [m] Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	С
6()	
RR [m]	Rotate Data Memory right
	Rotate Data Memory right The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
RR [m]	
RR [m] Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i \leftarrow [m].(i+1); (i=0~6)
RR [m] Description Operation	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
RR [m] Description Operation Affected flag(s)	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow [m].0 None
RR [m] Description Operation Affected flag(s) RRA [m]	 The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i ← [m].(i+1); (i=0~6) [m].7 ← [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the
RR [m] Description Operation Affected flag(s) RRA [m] Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.i \leftarrow [m].(i+1); (i=0~6)
RR [m] Description Operation Affected flag(s) RRA [m] Description Operation	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow [m].0
RR [m] Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s)	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow [m].0 None
RR [m] Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i \leftarrow [m].(i+1); (i=0-6) [m].7 \leftarrow [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.i \leftarrow [m].(i+1); (i=0-6) ACC.7 \leftarrow [m].0 None Rotate Data Memory right through Carry The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0



RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	C
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBC A, x	Subtract immediate data from ACC with Carry
Description	The immediate data and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] − 1 Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None



SET [m] Description Operation Affected flag(s)	Set Data Memory Each bit of the specified Data Memory is set to 1. [m] ← FFH None
SET [m].i Description Operation Affected flag(s)	Set bit of Data Memory Bit i of the specified Data Memory is set to 1. [m].i ← 1 None
SIZ [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$.i $\neq 0$
Affected flag(s)	None
SNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ



SUBM A,[m] Description	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation Affected flag(s)	$[m] \leftarrow ACC - [m]$ OV, Z, AC, C, SC, CZ
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$
Affected flag(s)	None
	Sever withing of Data Managements arout in ACC
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if [m]=0
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
- • •	



TABRD [m]	Read table (specific page) to TBLH and Data Memory			
Description	The low byte of the program code (specific page) addressed by the table pointer (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.			
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)			
Affected flag(s)	None			
TABRDL [m]	Read table (last page) to TBLH and Data Memory			
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.			
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)			
Affected flag(s)	None			
ITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory			
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.			
Operation	$[m] \leftarrow program code (low byte)$			
	$TBLH \leftarrow program \ code \ (high \ byte)$			
Affected flag(s)	None			
ITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory			
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.			
Operation	[m] ← program code (low byte)			
	TBLH ← program code (high byte)			
Affected flag(s)	None			
XOR A,[m]	Logical XOR Data Memory to ACC			
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.			
Operation	$ACC \leftarrow ACC "XOR" [m]$			
Affected flag(s)	Z			
XORM A,[m]	Logical XOR ACC to Data Memory			
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.			
Operation	$[m] \leftarrow ACC "XOR" [m]$			
Affected flag(s)	Z			
XOR A,x	Logical XOR immediate data to ACC			
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.			
Operation	$ACC \leftarrow ACC "XOR" x$			
Affected flag(s)	Z			



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m]	Add Data Memory to ACC with Carry		
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added.		
Description	The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC + [m] + C$		
Affected flag(s)	OV, Z, AC, C, SC		
LADCM A,[m]	Add ACC to Data Memory with Carry		
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.		
Operation	$[m] \leftarrow ACC + [m] + C$		
Affected flag(s)	OV, Z, AC, C, SC		
LADD A,[m]	Add Data Memory to ACC		
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC + [m]$		
Affected flag(s)	OV, Z, AC, C, SC		
LADDM A,[m]	Add ACC to Data Memory		
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.		
Operation	$[m] \leftarrow ACC + [m]$		
Affected flag(s)	OV, Z, AC, C, SC		
LAND A,[m]	Logical AND Data Memory to ACC		
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC "AND" [m]$		
Affected flag(s)	Z		
LANDM A,[m]	Logical AND ACC to Data Memory		
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.		
Operation	$[m] \leftarrow ACC "AND" [m]$		
Affected flag(s)	Z		
LCLR [m]	Clear Data Memory		
Description	Each bit of the specified Data Memory is cleared to 0.		
Operation	[m] ← 00H		
Affected flag(s)	None		
LCLR [m].i	Clear bit of Data Memory		
Description	Bit i of the specified Data Memory is cleared to 0.		
Operation	$[m]$.i $\leftarrow 0$		
Affected flag(s)	None		



LCPL [m] Description	Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation Affected flag(s)	$[m] \leftarrow [m]$ Z
LCPLA [m] Description	Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation Affected flag(s)	$ACC \leftarrow [m]$ Z
LDAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$ [m] \leftarrow ACC + 00H \text{ or} [m] \leftarrow ACC + 06H \text{ or} [m] \leftarrow ACC + 60H \text{ or} [m] \leftarrow ACC + 66H $
Affected flag(s)	C
LDEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
LDECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
LINC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
LINCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z



LMOV A,[m] Description Operation Affected flag(s)	Move Data Memory to ACC The contents of the specified Data Memory are copied to the Accumulator. ACC \leftarrow [m] None
LMOV [m],A Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None
LOR A,[m] Description	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation Affected flag(s)	$ACC \leftarrow ACC "OR" [m]$ Z
LORM A,[m] Description Operation	Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory. [m] ← ACC "OR" [m]
Affected flag(s)	
LRL [m]	Rotate Data Memory left
Description Operation	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
LRLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
LRLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0-6) [m].0 \leftarrow C C \leftarrow [m].7$
Affected flag(s)	C
LRLCA [m] Description	Rotate Data Memory left through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	C



LRR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
LRRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i=0~6) ACC.7 ← [m].0
Affected flag(s)	None
LRRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$\begin{array}{l} [m].i \leftarrow [m].(i+1); (i=0\sim6) \\ [m].7 \leftarrow C \\ C \leftarrow [m].0 \end{array}$
Affected flag(s)	C
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [\text{m}].(\text{i+1}); (\text{i=0}{\sim}6) \\ \text{ACC.7} \leftarrow \text{C} \\ \text{C} \leftarrow [\text{m}].0 \end{array}$
Affected flag(s)	C
LSBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ



LSDZ [m]	Skip if decrement Data Memory is 0		
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	$[m] \leftarrow [m] - 1$ Skip if [m]=0		
Affected flag(s)	None		
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC		
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.		
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$		
Affected flag(s)	None		
LSET [m]	Set Data Memory		
Description	Each bit of the specified Data Memory is set to 1.		
Operation	$[m] \leftarrow FFH$		
Affected flag(s)	None		
LSET [m].i	Set bit of Data Memory		
Description	Bit i of the specified Data Memory is set to 1.		
Operation	[m].i ← 1		
Affected flag(s)	None		
LSIZ [m]	Skip if increment Data Memory is 0		
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	$[m] \leftarrow [m] + 1$ Skip if [m]=0		
Affected flag(s)	None		
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC		
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$		
Affected flag(s)	None		
LSNZ [m].i	Skip if bit i of Data Memory is not 0		
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.		
Operation	Skip if $[m]$.i $\neq 0$		
Affected flag(s)	None		



LSNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the content of the specified Data Memory is not 0, the following instruction
	is skipped. As this requires the insertion of a dummy instruction while the next instruction is
	fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
LSUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0\leftrightarrow[m].7\sim[m].4$
Affected flag(s)	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0
Affected flag(s)	None
LSZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data
	Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
LSZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,
	the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None



LSZ [m].i	Skip if bit i of Data Memory is 0		
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.		
Operation	Skip if [m].i=0		
Affected flag(s)	None		
LTABRD [m]	Read table (specific page) to TBLH and Data Memory		
Description	The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.		
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)		
Affected flag(s)	None		
LTABRDL [m]	Read table (last page) to TBLH and Data Memory		
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.		
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)		
Affected flag(s)	None		
LITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory		
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.		
Operation	[m] ← program code (low byte)		
	$TBLH \leftarrow program \ code \ (high \ byte)$		
Affected flag(s)	None		
LITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory		
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.		
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)		
Affected flag(s)	None		
LXOR A,[m]	Logical XOR Data Memory to ACC		
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.		
Operation	$ACC \leftarrow ACC "XOR" [m]$		
Affected flag(s)	Z		
LXORM A,[m]	Logical XOR ACC to Data Memory		
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.		
Operation	$[m] \leftarrow ACC "XOR" [m]$		
Affected flag(s)	Z		



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



16-pin SSOP (150mil) Outline Dimensions






Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
A		0.236 BSC		
В		0.154 BSC		
С	0.008	—	0.012	
C'	0.193 BSC			
D	_	_	0.069	
E	0.025 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	—	8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		6.00 BSC	
В		3.90 BSC	
С	0.20	—	0.30
C'	4.90 BSC		
D	—	_	1.75
E	0.635 BSC		
F	0.10	_	0.25
G	0.41	—	1.27
Н	0.10	_	0.25
α	0°	—	8°



SAW Type 24-pin QFN (3mm×3mm×0.55mm) Outline Dimensions



Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.020	0.022	0.024
A1	0.000	0.001	0.002
A3		0.006 REF	
b	0.006	0.008	0.010
b1	0.014	0.016	0.018
D	0.118 BSC		
E	0.118 BSC		
е	0.016 BSC		
e1		0.020 BSC	
D2	0.073	_	0.077
E2	0.073	_	0.077
L	0.006	0.010	0.014
L1	0.008	0.010	0.012
К	0.008	_	—
Т	0.000	0.002	0.004

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3		0.15 REF	
b	0.15	0.20	0.25
b1	0.35	0.40	0.45
D	3.00 BSC		
E	3.00 BSC		
е	0.40 BSC		
e1		0.50 BSC	
D2	1.85	_	1.95
E2	1.85	—	1.95
L	0.15	0.25	0.35
L1	0.20	0.25	0.30
К	0.20	—	—
Т	0.00	0.05	0.10

HOLTEK

Copyright[©] 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.