

Sub-1GHz RF Transceiver Smoke Detector Flash MCU

BA45F5660

Revision: V1.40 Date: August 23, 2023

www.holtek.com

Table of Contents

Features	7
CPU Features	7
Peripheral Features	7
RF Transceiver Features	8
General Description	9
Block Diagram	10
Pin Assignment	11
Pin Description	12
Absolute Maximum Ratings	16
D.C. Characteristics	
Operating Voltage Characteristics	
Operating Current Characteristics	16
Standby Current Characteristics	17
A.C. Characteristics	17
High Speed Internal Oscillator – HIRC – Frequency Accuracy	17
Low Speed Internal Oscillator – LIRC	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	18
Input/Output Characteristics	
Input/Output (without Multi-power) D.C. Characteristics	
Input/Output (with Multi-power) D.C. Characteristics	
Memory Characteristics	20
LVD & LVR Electrical Characteristics	21
A/D Converter Electrical Characteristics	21
Temperature Sensor Characteristics	22
Internal Reference Voltage Characteristics	22
Sink Current Generator Electrical Characteristics	23
Operational Amplifier Electrical Characteristics	24
Smoke Detector AFE	24
Power Line Data Transceiver	26
D/A Converter (for Power Line Transceiver) Electrical Characteristics	27
16-bit Vioce D/A Converter Electrical Characteristics	28
Comparator (for Power Line Transceiver) Electrical Characteristics	28
RF Electrical Characteristics	29
SPI Characteristics	31
I ² C Electrical Characteristics	31
Power-on Reset Characteristics	-

System Architecture	
Clocking and Pipelining	
Program Counter	
Stack	
Arithmetic and Logic Unit – ALU	
Flash Program Memory	
Structure	35
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming – ICP	
On Chip Debug Support – OCDS	
In Application Programming – IAP	
Data Memory	54
Structure	54
Data Memory Addressing	55
General Purpose Data Memory	55
Special Purpose Data Memory	55
Special Function Register Description	
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	57
Program Memory Bank Pointer – PBP	59
Accumulator – ACC	59
Program Counter Low Register – PCL	59
Look-up Table Registers – TBLP, TBHP, TBLH	59
Option Memory Mapping Register – ORMC	59
Status Register – STATUS	60
EEPROM Data Memory	62
EEPROM Data Memory Structure	62
EEPROM Registers	62
Reading Data from the EEPROM	63
Writing Data to the EEPROM	64
Write Protection	64
EEPROM Interrupt	64
Programming Considerations	64
Oscillators	66
Oscillator Overview	66
System Clock Configurations	66
Internal High Speed RC Oscillator – HIRC	67
Internal 32kHz Oscillator – LIRC	67
Operating Modes and System Clocks	
System Clocks	
System Operation Modes	68

HOLTEK Sub-1GHz RF Transceiver Smoke Detector Flash MCU

Control Registers	69
Operating Mode Switching	71
Standby Current Considerations	74
Wake-up	74
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	
Reset and Initialisation	77
Reset Functions	
Reset Initial Conditions	
Input/Output Ports	
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	
I/O Port Power Source Control	
I/O Port Source Current Control	
Pin-shared Functions	
I/O Pin Structures	
Programming Considerations	
Timer Modules – TM	
Introduction	
TM Operation	
TM Clock Source	
TM Interrupts	
TM External Pins	
Programming Considerations	
Standard Type TM – STM	98
Standard TM Operation	
Standard Type TM Register Description	
Standard Type TM Operation Modes	
Periodic Type TM – PTM	113
Periodic TM Operation	
Periodic Type TM Register Description	
Periodic Type TM Operating Modes	
Smoke Detector AFE	
Smoke Detector AFE Registers	
Operational Amplifier Operation	
Operational Amplifier Input Offset Calibration	
Power Line Transceiver – PLT Power Line Transceiver Registers	
Offset Calibration Procedure	
	143

Analog to Digital Converter	145
A/D Converter Overview	145
A/D Converter Register Description	146
A/D Converter Operation	
A/D Converter Reference Voltage	151
A/D Converter Input Signals	151
Conversion Rate and Timing Diagram	152
Summary of A/D Conversion Steps	
Programming Considerations	154
A/D Conversion Function	154
Temperature Measurement Function	154
A/D Conversion Programming Examples	
Sink Current Generator	
Sink Current Generator Registers	
16-bit Voice D/A Converter	158
D/A Converter Registers	
Serial Interface Module – SIM	
SPI Interface	
I ² C Interface	
UART Interface	
UART External Pins	
UART Single Wire Mode	
UART Data Transfer Scheme	
UART Status and Control Registers	
Baud Rate Generator	
UART Setup and Control	
UART Transmitter	
UART Receiver	
Managing Receiver Errors	
UART Interrupt Structure	
UART Power Down and Wake-up	
Low Voltage Detector – LVD	
LVD Register	
LVD Operation	
RF Transceiver	194
Memory Mapping	
SFR Mapping and Bit Definition	
Special Function Description	221
Abbreviation	245
Interrupts	
Interrupt Registers	
Interrupt Operation	253
External Interrupts	

PLT Comparator Interrupts	255
A/D Converter Interrupt	255
Time Base Interrupts	255
Multi-function Interrupts	256
SIM Interrupt	257
UART Interrupts	257
LVD Interrupt	257
EEPROM Interrupt	257
TM Interrupts	258
Interrupt Wake-up Function	258
Programming Considerations	258
Configuration Options	
Application Circuits	
Instruction Set	
Introduction	
Instruction Timing	
Moving and Transferring Data	
Arithmetic Operations	
Logical and Rotate Operation	261
Branches and Control Transfer	261
Bit Operations	261
Table Read Operations	261
Other Operations	261
Instruction Set Summary	
Table Conventions	
Extended Instruction Set	
Instruction Definition	
Extended Instruction Definition	275
Package Information	
48-pin LQFP-EP (7mm×7mm) Outline Dimensions	



Features

CPU Features

- Operating Voltage
 - f_{sys}=2MHz: 2.2V~3.6V
 - f_{sys}=4MHz: 2.2V~3.6V
 - f_{sys}=8MHz: 2.2V~3.6V
- Up to 0.5 μs instruction cycle with 8MHz system clock at $V_{\text{DD}}{=}3.6V$
- Power down and wake-up functions to reduce power consumption
- Oscillator types
 - Internal High Speed 2/4/8MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 16K×16
- RAM Data Memory: 2048×8
- True EEPROM Memory: 256×8
- Watchdog Timer function
- In Application Programming IAP
- Up to 22 bidirectional I/O lines
- · Two external interrupt lines shared with I/O pins
- · Programmable I/O port source current for LED applications
- Sink current generator for constant current output
- Smoke Detector AFE including two operational amplifiers
- Power Line Data Transceiver including two comparators, one Operational Amplifier and three D/A converters
- Multiple Timer Modules for time measure, input capture, compare match output, PWM output or single pulse output function
- Dual Time-Base functions for generation of fixed time interrupt signals
- Serial Interface Module SIM, for SPI or I²C communication
- Dual Fully-duplex Universal Asynchronous Receiver and Transmitter Interfaces UART
- + 8 external channel 12-bit resolution A/D converter with Internal Reference Voltage V_{BGREF}
- Temperature Sensor with internal reference voltage
- 16-bit Voice D/A converter



- Low Voltage Reset function
- Low Voltage Detect function
- Package type: 48-pin LQFP-EP

RF Transceiver Features

- Frequency band: 315/433/470/868/915MHz
- FSK/GFSK modulation
- Supports 3-wire or 4-wire SPI interface
- Programmable data rate: 2Kbps~250Kbps
- Programmable TX output power: 0dBm~13dBm
- Low current consumption
 - 0.5µA deep sleep mode current with data retention
 - RX current consumption (AGC on & low data rate) @ 433.92MHz: 4.2mA
 - RX current consumption (AGC on & low data rate) @ 868.3MHz: 5.5mA
 - TX current consumption @ 433.92MHz: 22mA @ 10dBm P_{OUT}
 - TX current consumption @ 868.3MHz: 24mA @ 10dBm Pout
- High RX sensitivity (433.92MHz)
 - -117dBm at 2Kbps on-air data rate
 - -107dBm at 50Kbps on-air data rate
 - -99dBm at 250Kbps on-air data rate
- High RX sensitivity (868.3MHz)
 - -116dBm at 2Kbps on-air data rate
 - -105dBm at 50Kbps on-air data rate
 - -99dBm at 250Kbps on-air data rate
- · On-chip VCO and Fractional-N synthesizer with integrated loop filter
- · Supports low cost 16MHz crystal with integrated load capacitor
- · Programmable digital channel filter for optimum performance at various data rates
- AGC (Auto Gain Control) to achieve wide input range, up to +10dBm
- AFC (Auto Frequency Compensation) for frequency drift due to X'tal aging
- On-chip low power RC oscillator for WOR (Wake-on-RX) and WOT (Wake-on-TX) functions
- Physical TX/RX FIFO buffers: TX 64 bytes, RX 64 bytes
- Simple FIFO/Block FIFO/Extend FIFO (up to 255 bytes)/Infinite FIFO modes
- Programmable threshold for carrier detection
- · Frame synchronization recognition for both FIFO mode and Direct mode
- Packet handling
 - FEC (Forward Error Correction)
 - Data whitening
 - Manchester encoding
 - CRC-16 checking
- ATR (Auto-Transmit-Receive)
 - Auto-resend
 - Auto-acknowledgment



- WOT + Auto-resend
- WOR + Auto-acknowledgment
- Packet filtering
 - CRC filtering
 - Address filtering

General Description

The BA45F5660 is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller especially designed for smoke detector applications.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel Analog to Digital converter, an integrated temperature sensor circuitry, two comparators and three operational amplifiers and four D/A converters. With regard to internal timers, the device includes multiple and extremely flexible Timer Modules providing functions for timing, pulse generation and PWM output operations. Communication with the outside world is catered for by including fully integrated SPI, I²C and UART interface functions, three popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

The device also includes fully integrated high and low speed oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


The integrated RF module is a high performance and low cost FSK/GFSK transceiver for wireless applications in the 315MHz, 433MHz, 470MHz, 868MHz and 915MHz frequency bands. It incorporates a highly integrated sub-1GHz transceiver and a baseband modem with programmable data rates from 2Kbps to 250Kbps. Data handling features include 64-byte TX/RX FIFO and packet handling such as CRC generation, Forward Error Correction and data whitening, Manchester encoding.

The integrated RF module is optimized for the very low power consumption applications. At 433MHz band, its RX mode is operated at 4.2mA and it delivers +10dBm TX output power at 22mA current consumption. A low-noise low-IF receiver can achieve -119dBm sensitivity of 2Kbps data rate at 433/868MHz bands. A Class-E Power Amplifier can deliver up to +13dBm output power at 433/868MHz bands. A fully integrated Fractional-N synthesizer can support a wide frequency range with a fine resolution. Both loop filter and XO load capacitors are integrared to on-chip to minimize the requirement for external components.

This device contains a programmable I/O port source current function which is used to implement LED driving function. While the inclusion of flexible I/O programming features, Time-Base functions, Sink Current generator along with many other features ensure that the device will find excellent use in applications such as IoT (smart community) and Security (smoke detector).




Block Diagram





Pin Assignment



- Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are supplied as OCDS dedicated pins and as such only available for the BA45V5660 device which is the OCDS EV chip for the BA45F5660 device.
 - 3. For the unbonded pins PB5, PD0, PD2, and PD3, the pins status should be properly configured to avoid the current consumption resulting from an input floating condition. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

Pin Description

HOLTEK

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA0/SCK/SCL/PTP1B/	SCK	PAS0 IFS0	ST	CMOS	SPI serial clock
ICPDA/OCDSDA	SCL	PAS0 IFS0	ST	NMOS	I ² C clock line
	PTP1B	PAS0		CMOS	PTM1 inverting output
	ICPDA	_	ST	CMOS	ICP data/address
	OCDSDA	_	ST	CMOS	OCDS data/address, for EV chip only
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA1/INT1/SCS/A1O/ A1PI	INT1	PAS0 INTC0 INTEG	ST	_	External Interrupt 1
	SCS	PAS0 IFS0	ST	CMOS	SPI slave device select
	A10	PAS0	—	AN	Operational Amplifier 1 output
	A1PI	PAS0	AN		SD Operational Amplifier 1 positive input
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	SDI	PAS0 IFS0	ST		SPI serial data input
PA2/SDI/SDA/RX0/TX0/	SDA	PAS0 IFS0	ST	NMOS	I ² C data line
PTP2B/ICPCK/OCDSCK	RX0/TX0	PAS0 IFS1	ST	CMOS	UART0 serial data input in full-duplex communication or UART0 serial data input/output in Single Wire Mode communication
	PTP2B	PAS0		CMOS	PTM2 inverting output
	ICPCK	_	ST	_	ICP clock pin
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA3/INT0/STP1I/SDO/ TX0/AN3	ΙΝΤΟ	PAS0 INTC0 INTEG IFS1	ST		External Interrupt 0
	STP1I	PAS0	ST	_	STM1 capture input
	SDO	PAS0	_	CMOS	SPI serial data output
	TX0	PAS0	_	CMOS	UART0 serial data output
	AN3	PAS0	AN	_	A/D Converter anolog input channel 3
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA4/PTCK0/STP0B/AN0/	PTCK0	PAS1	ST		PTM0 clock input or capture input
A0O	STP0B	PAS1	_	CMOS	STM0 inverting output
	AN0	PAS1	AN		A/D Converter anolog input channel 0
	A00	PAS1	_	AN	SD Operational Amplifier 0 output



Pin Name	Function	OPT	I/T	O/T	Description
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA5/STCK0/STP1B/A10	STCK0	PAS1	ST	—	STM0 clock input
	STP1B	PAS1		CMOS	STM1 inverting output
	A10	PAS1		AN	SD Operational Amplifier 1 output
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	PTP0	PAS1	_	CMOS	PTM0 output
PA6/PTP0/SDI/SDA/ RX0/TX0	SDI	PAS1 IFS0	ST	—	SPI serial data input
	SDA	PAS1 IFS0	ST	NMOS	I ² C data line
	RX0/TX0	PAS1 IFS1	ST	CMOS	UART0 serial data input in full-duplex communication or UART0 serial data input/output in Single Wire Mode communication
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	STP0I	PAS1	ST	—	STM0 capture input
PA7/STP0I/PTP0I/SCK/ SCL/AN1/VREF	PTP0I	PAS1 IFS0	ST	_	PTM0 capture Input
	SCK	PAS1 IFS0	ST	CMOS	SPI serial clock
	SCL	PAS1 IFS0	ST	NMOS	I ² C clock line
	AN1	PAS1	AN		A/D Converter anolog input channel 1
	VREF	PAS1	AN	—	A/D Converter external reference voltage
	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB0/INT0/STP0/A0PB/ DACO	ΙΝΤΟ	PBS0 INTC0 INTEG IFS1	ST	_	External Interrupt 0
	STP0	PBS0	—	CMOS	STM0 output
	A0PB	PBS0	AN	—	SD Operational Amplifier 0 bias input
	DACO	PBS0	_	AN	16-bit D/A Converter output
	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB1/PLTX/SDO/TX0/	PLTX	PBS0		AN	Power Line TX
SDIO	SDO	PBS0		CMOS	MCU SPI serial data output
	TX0	PBS0		CMOS	UART0 serial data output
	SDIO	_	ST	CMOS	RF SPI serial data input/output
	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PLIS	PBS0	AN		Power Line IS input
PB2/PLIS/SCK/SCL/ DACO	SCK	PBS0 IFS0	ST	CMOS	MCU SPI serial clock RF SPI serial clock
	SCL	PBS0 IFS0	ST	NMOS	I ² C clock line
	DACO	PBS0		AN	16-bit D/A Converter output



Pin Name	Function	OPT	I/T	O/T	Description
	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB3/PLRX/SDI/SDA/	PLRX	PBS0	AN	—	Power Line RX
	SDI	PBS0 IFS0	ST	_	SPI serial data input
RX0/TX0	SDA	PBS0 IFS0	ST	NMOS	I ² C data line
	RX0/TX0	PBS0 IFS1	ST	CMOS	UART0 serial data input in full-duplex communication or UART0 serial data input/output in Single Wire Mode communication
	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB4/SCS/AN2/VDDIO	SCS	PBS1 IFS0	ST	CMOS	SPI slave device select
F D4/3C3/AINZ/VDDIO	AN2	PBS1	AN		A/D Converter anolog input channel 2
	VDDIO	PBS1 PMPS0 PMPS1	PWR	_	Power for PA0, PA2, PA3, PA6, PA7, PC4, PC5
	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB6/AN5/DACO/PTP2	AN5	PBS1	AN		A/D Converter anolog input channel 5
	DACO	PBS1		AN	16-bit D/A Converter output
	PTP2	PBS1		CMOS	PTM2 output
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB7/SCS/AN6/PTP1	SCS	PBS1 IFS0	ST	CMOS	SPI slave device select
	AN6	PBS1	AN	—	A/D Converter anolog input channel 6
	PTP1	PBS1		CMOS	PTM1 output
	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC0/RX0/TX0/AN7	RX0/TX0	PCS0 IFS1	ST	CMOS	UART0 serial data input in full-duplex communication or UART0 serial data input/output in Single Wire Mode communication
	AN7	PCS0	AN	—	A/D Converter anolog input channel 7
	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC1/TX0/SDO	TX0	PCS0		CMOS	UART0 serial data output
	SDO	PCS0		CMOS	SPI serial data output
	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	SDI	PCS0 IFS0	ST	_	SPI serial data input
PC2/SDI/SDA/RX1/TX1	SDA	PCS0 IFS0	ST	NMOS	I ² C data line
	RX1/TX1	PCS0 IFS1	ST	CMOS	UART1 serial data input in full-duplex communication or UART1 serial data input/output in Single Wire Mode communication
	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC3/SCK/SCL/TX1	SCK	PCS0 IFS0	ST	CMOS	SPI serial clock
	SCL	PCS0 IFS0	ST	NMOS	I ² C clock line
	TX1	PCS0	_	CMOS	UART1 serial data output



Pin Name	Function	OPT	I/T	O/T	Description
	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC4/STCK1/PTP0B/	STCK1	PCS1	ST		STM1 clock input
RX1/TX1	PTP0B	PCS1	_	CMOS	PTM0 inverting output
	RX1/TX1	PCS1 IFS1	ST	CMOS	UART1 serial data input in full-duplex communication or UART1 serial data input/output in Single Wire Mode communication
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC5/STP1/STP0/TX1	STP1	PCS1		CMOS	STM1 output
	STP0	PCS1		CMOS	STM0 output
	TX1	PCS1		CMOS	UART1 serial data output
	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD1/PTP1I/AN8/PTP2	PTP1I	PDS0	ST		PTM1 capture input
	AN8	PDS0	AN		A/D Converter anolog input channel 8
	PTP2	PDS0	_	CMOS	PTM2 output
ISINK0	ISINK0		_	AN	Sink current 0 source
ISINK1	ISINK1	—	_	AN	Sink current 1 source
A0NI	A0NI	_	AN	—	Operational Amplifier 0 negative input
A0PI	A0PI		AN	—	Operational Amplifier 0 positive input
CLDO	CLDO		_	PWR	LDO output, connected to a bypass capacitor
GIO3	GIO3		ST	CMOS	Multi-function I/O 3
GIO4	GIO4		ST	CMOS	Multi-function I/O 4
AVDD1	V LNA		PWR		RF analog power supply
RFIN	RFIN	_	AN	_	RF LNA input
RFOUT	RFOUT		_	AN	RF Power Amplifier Output
VSSRF	VSSRF		PWR		RF ground
AVDD2	V SX		PWR	_	RF analog power supply
EXTLN	EXTLN		AN		Connected to an external inductor
EXTLP	EXTLP		AN		Connected to an external inductor
AVDD3	V XO		PWR		RF analog power supply
XO	X0			НХТ	Crystal oscillator output
XI	XI		НХТ		Crystal oscillator input
GIO1	GIO1		ST	CMOS	Multi-function I/O 1
CSN	CSN		ST	CIVIOS	SPI chip select input, low active
-	-				
DVDD	V_DIG		PWR	_	RF digital power supply
EP	GND		PWR		Exposed pad, must be connected to ground
VDD/AVDD	VDD		PWR		Digital positive power supply
	AVDD		PWR		A/D Converter positive power supply
VSS/AVSS	VSS		PWR		Digital negative power supply
	AVSS		PWR	—	A/D Converter negative power supply
VSS1/VSS2	VSS1		PWR	_	Sink Current Generator negative power supply
TEOT	VSS2		PWR		Sink Current Generator negative power supply
TEST	— —				Not connected, leave floating
VSS/EP	VSS	—	PWR	—	Exposed pad, must be connected to ground

Legend: I/T: Input type;

OPT: Optional by register option; ST: Schmitt Trigger input; NMOS: NMOS output; O/T: Output type; PWR: Power; CMOS: CMOS output; AN: Analog signal.



Absolute Maximum Ratings

Supply Voltage	V_{ss} -0.3V to 3.6V
Input Voltage	$V_{\text{SS}}\text{-}0.3V$ to V_{DD} +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 85°C
IoL Total	
I _{OH} Total	-80mA
Total Power Dissipation	500mW
ESD HBM	±2kV

The device is ESD sensitive. HBM (Human Body Mode) is based on MIL-STD-883.

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect devices reliability.

D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

					Ta=-40	0°C~85°C
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		f _{sys} =f _{HIRC} =2MHz	2.2	—	3.6	
VDD	Operating Voltage – HIRC	fsys=f _{HIRC} =4MHz	2.2	—	3.6	V
		fsys=f _{HIRC} =8MHz	2.2	—	3.6	
Vdd	Operating Voltage – LIRC	f _{sys} =f _{lirc} =32kHz	2.2	—	3.6	V

Operating Current Characteristics

Ta=-40°C~85°C

Symbol	Operating Made		Test Conditions	Min.	Тур.	Max.	Unit
	Operating Mode	VDD	Conditions	IVIII.			Onit
	SLOW Mode (LIRC)	2.2V	f _201/117	—	3	24	
		3V	f _{sys} =32kHz	_	4	30	μA
		2.2V	f _{sys} =2MHz f _{sys} =4MHz	—	150	200	μΑ
		3V		—	200	300	
IDD		2.2V		—	200	500	
	FAST Mode (HIRC)	3V		_	250	800	
		2.2V		—	320	700	
		3V	f _{sys} =8MHz	—	500	1000	

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non-floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Operating Current values are measured using a continuous NOP instruction program loop.



Ta=-40°C~85°C, unless otherwise specified

Symbol	Standby Made		Test Conditions	Min.	Turn	Max.	Max.	Unit
Symbol	Standby Mode	VDD	Conditions	IVIII.	Тур.	wax.	@85°C	Unit
	SLEEP Mode	2.2V	WDT on	—	1.2	2.4	3.0	
	SLEEP Wode	3V		—	1.5	3.0	3.7	μA
	IDI EQ Mada (LIDC)	2.2V	f _{sua} on		2.4	4.0	4.6	
	IDLE0 Mode (LIRC)	3V		_	3.0	5.0	5.7	μA
		2.2V			60	120	140	
I _{STB}		3V	f _{SUB} on, f _{SYS} =2MHz	—	70	140	160	μA
		2.2V	6 ere 6 - 40411-	—	144	200	240	
	IDLE1 Mode (HIRC)	3V	f _{suв} on, f _{sys} =4MHz	—	180	250	300	μA
		2.2V	f an f _0ML	_	288	400	480	
		3V	f _{suв} on, f _{sys} =8MHz	_	360	500	600	μA

Standby Current Characteristics

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

High Speed Internal Oscillator – HIRC – Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of 3V.

Symbol	Parameter	Test	Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Temp.	wiin.	Тур.	wax.	Unit
		3V	25°C	-1%	2	+1%	
	2MUZ Writer Trimmed LIDC Frequency	30	-20°C~60°C	-2%	2	+2%	MHz
	2MHz Writer Trimmed HIRC Frequency	2.2V~3.6V	25°C	-6%	2	+9%	MHZ
		2.20~3.00	-40°C~85°C	-6%	2	+10%	
f _{HIRC}		3V	25°C	-1%	4	+1%	
THIRC	4MHz Writer Trimmed HIRC Frequency	2.2V~3.6V	25°C	-2.5%	4	+2.5%	MHz
		2.20~3.00	-40°C~85°C	-3%	4	+3%	
		3V	25°C	-1%	8	+1%	
	8MHz Writer Trimmed HIRC Frequency	2.2V~3.6V	25°C	-10%	8	+3%	MHz
		2.2v~3.0v	-40°C~85°C	-15%	8	+5%	

Note: 1. The 3V value for V_{DD} is provided as these is the selectable fixed voltage at which the HIRC frequency is trimmed by the writer.


2. The row below the 3V trim voltage row is provided to show the values for the full V_{DD} range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.2V to 3.6V.

3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within $\pm 20\%$.

Low Speed Internal Oscillator – LIRC

Symbol Parameter	Parameter	Tes	t Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	V _{DD}	Temp.	IVIIII.	тур.	Wax.	Unit
f _{LIRC}	LIRC Frequency	2.2V~3.6V	-40°C~85°C	-7%	32	+7%	kHz
t _{start}	LIRC Start-up Time	_	—	_	_	100	μs

Operating Frequency Characteristic Curves



System Start Up Time Characteristics

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	System Start-up Time	f _{sys} =f _H ~f _H /64, f _H =f _{HIRC}	_	16	_	t _{HIRC}
	Wake-up from Condition where fsys is off	fsys=fsub=fLIRC	_	2		t _{LIRC}
	System Start-up Time	$f_{SYS}=f_H \sim f_H/64$, $f_H=f_{HIRC}$	_	2	—	t _H
t _{SST}	Wake-up from Condition where fsys is on	fsys=fsub=fLIRC	_	2	_	t _{sub}
	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode	$f_{\text{HIRC}}\text{switches}$ from off \rightarrow on	_	16	_	t _{HIRC}
	System Reset Delay Time Reset source from Power-on reset or LVR Hardware Reset	RR _{POR} =5V/ms	16	54		
t _{RSTD}	System Reset Delay Time WDTC Register Software Reset	_				ms
	System Reset Delay Time WDT Overflow Reset	_	14	16	18	
t _{SRESET}	Minimum Software Reset Width to Reset	_	45	90	120	μs

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbols t_{HIRC} etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example $t_{HIRC}=1/f_{HIRC}$, $t_{SYS}=1/f_{SYS}$ etc.
- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.



Input/Output Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	win.	Тур.	wax.	Unit
VIL	Input Low Voltage for I/O Ports	_	—	0	_	$0.2V_{\text{DD}}$	V
VIH	Input High Voltage for I/O Ports	—	—	$0.8V_{\text{DD}}$	—	V _{DD}	V
Iol	Sink Current for I/O Ports	3V	Vol=0.1VDD	16	32	—	mA
		3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1:m]=00 (n=0, 1, m=0, 2, 4, 6)	-0.7	-1.5	_	
		3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1:m]=01 (n=0, 1, m=0, 2, 4, 6)	-1.3	-2.5	_	
Іон	Source Current for I/O Ports	3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1:m]=10 (n=0, 1, m=0, 2, 4, 6)	-1.8	-3.6	_	mA
		3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1:m]=11 (n=0, 1, m=0, 2, 4, 6)	-4	-8	_	
RPH	Pull-high Resistance for I/O Ports (Note)	3V	_	20	60	100	kΩ
I _{LEAK}	Input Leakage Current	3V	VIN=VDD or VIN=VSS	_	_	±1	μA
t _{TPI}	TM Capture Input Pin Minimum Pulse Width	_	_	0.3	_	—	μs
t _{тск}	TM Clock Input Pin Minimum Pulse Width	_	_	0.3	_	—	μs
t _{INT}	Interrupt Pin Minimum Pulse Width	_	_	10	—	—	μs
f _{тмськ}	PTM0 Maximum Timer Clock Source Frequency	3V	_	_		1	fsys
t _{CPW}	PTM0 Minimum Capture Pulse Width	_	_	2	_	_	t _{TMCLK}

Input/Output (without Multi-power) D.C. Characteristics

Note: 1. The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

 $2. t_{\text{TMCLK}} = 1/f_{\text{TMCLK}}$

Input/Output (with Multi-power) D.C. Characteristics

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Conditions	IVIII.	Тур.	wax.	Unit
V _{DD}	V_{DD} Power Supply for PA0, PA2, PA3, PA6, PA7, PC4, PC5 Pins	_	—	2.2	3.0	3.6	V
V _{DDIO}	V_{DDIO} Power Supply for PA0, PA2, PA3, PA6, PA7, PC4, PC5 Pins	_	—	1.8	_	V _{DD}	V
VIL	Input Low Voltage for PA0, PA2, PA3, PA6, PA7, PC4, PC5 Pins		Pin power=VDD or VDDIO	0	_	0.2 (V _{DD} /V _{DDIO})	V
VIH	Input High Voltage for PA0, PA2, PA3, PA6, PA7, PC4, PC5 Pins	_	Pin power=VDD or VDDIO	0.8 (V _{DD} /V _{DDIO})	_	V _{DD} /V _{DDIO}	V
Iol	Sink Current for PA0, PA2, PA3, PA6, PA7, PC4, PC5 Pins	3V	V _{ol} =0.1(V _{dd} /V _{ddio}) V _{ddio} =V _{dd}	16	32		mA



Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Conditions	wiin.	Тур.	wax.	Unit
	Source Current for PA0, PA2, PA3, PA6, PA7, PC4, PC5 Pins	3V	V _{OH} =0.9 (V _{DD} /V _{DDIO}), SLEDCn[m+1:m]=00 (n=0, 1, m=0 or 2 or 4 or 6) V _{DDIO} =V _{DD}	-0.7	-1.5	_	mA
		3V	V _{OH} =0.9 (V _{DD} /V _{DDIO}), SLEDCn[m+1:m]=01 (n=0, 1, m=0 or 2 or 4 or 6) V _{DDIO} =V _{DD}	-1.3	-2.5	_	mA
ЮН		3V	V _{OH} =0.9 (V _{DD} /V _{DDIO}), SLEDCn[m+1:m]=10 (n=0, 1, m=0 or 2 or 4 or 6) V _{DDIO} =V _{DD}	-1.8	-3.6	_	mA
		3V	V _{OH} =0.9 (V _{DD} /V _{DDIO}), SLEDCn[m+1:m]=11 (n=0, 1, m=0 or 2 or 4 or 6) V _{DDIO} =V _{DD}	-4	-8		mA
R _{PH}	Pull-high Resistance for PA0, PA2, PA3, PA6, PA7, PC4, PC5 Pins ^(Note)	3V	Pin power= V_{DD} or V_{DDIO} $V_{DDIO}=V_{DD}$	20	60	100	kΩ
I _{LEAK}	Input Leakage Current for PA0, PA2, PA3, PA6, PA7, PC4, PC5 Pins	3V	$V_{IN}=V_{SS}$ or $V_{IN}=V_{DD}$ or V_{DDIO}	_	_	±1	μA

Note: The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

Memory Characteristics

Ta=-40°C~85°C, unless otherwise specified.

Sumbol	Parameter		Test Conditions	Min.	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions		Тур.	Max.	Unit
VRW	V _{DD} for Read/Write	—	—	V _{DDmin}	—	V _{DDmax}	V
Flash Pr	ogram/Data EEPROM Memory						
t _{DEW}	Erase/Write Cycle Time – Flash Program Memory	_	_	_	2	3	ms
	Write Cycle Time – Data EEPROM Memory		_	_	4	6	ms
IDDPGM	Programming/Erase Current on V _{DD}		_	_		5.0	mA
-	Cell Endurance – Flash Program Memory		_	10K		_	E/W
Ep	Cell Endurance – Data EEPROM Memory		_	100K		_	E/W
t _{RETD}	ROM Data Retention Time		Ta=25°C	_	40	_	Year
RAM Da	ta Memory						
V _{DR}	RAM Data Retention Voltage	_	Device in SLEEP Mode	1.0	_		V

Note: "E/W" means Erase/Write times.



LVD & LVR Electrical Characteristics

Ta=-40°C~85°C

	_		Test Conditions		_		
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V _{LVR}	Low Voltage Reset Voltage		LVR enable	-5%	2.1	+5%	V
			LVD enable, voltage select 2.0V		2.0		
			LVD enable, voltage select 2.2V	1	2.2]	
			LVD enable, voltage select 2.4V		2.4]	
VLVD	Low Voltage Detection Voltage	_	LVD enable, voltage select 2.7V	-5%	2.7	+5%	V
			LVD enable, voltage select 3.0V	-	3.0		
			LVD enable, voltage select 3.3V		3.3		
			LVD enable, voltage select 3.6V	1	3.6	1	
		3V	LVD enable, LVR enable, VBGEN=0	_	_	20	μA
LVRLVDBG	Operating Current	3V	LVD enable, LVR enable, VBGEN=1	_	_	25	μA
t _{LVDS}	LVDO Stable Time	_	For LVR enable, VBGEN=0, LVD off \rightarrow on	_	_	18	μs
t _{LVR}	Minimum Low Voltage Width to Reset	—		120	240	480	μs
t _{LVD}	Minimum Low Voltage Width to Interrupt	_		60	120	240	μs
I _{LVR}	Additional Current for LVR Enable		LVD disable, VBGEN=0	_	_	24	μA

A/D Converter Electrical Characteristics

Ta=-40°C~85°C **Test Conditions** Symbol Min. Max. Unit Parameter Тур. Conditions V_{DD} Input Voltage V VADI _ 0 $\mathsf{V}_{\mathsf{REF}}$ _ V 2.2 V_{REF} Reference Voltage V_{DD} ____ _ _ 12 N_R Resolution ____ ____ ____ Bit DNL **Differential Non-linearity** VREF=VDD, tADCK=0.5µs -3 3 LSB ____ ____ INL Integral Non-linearity -4 LSB ____ VREF=VDD, tADCK=0.5µs _ 4 2.2V 300 420 Additional Current for A/D Converter ____ No load, t_{ADCK}=0.5µs μA **I**ADC Enable 3V 500 340 ____ ____ AN ≠ Temperature Sensor 0.5 ____ 10.0 μs Clock Period **t**ADCK 2.2V~ AN=Temperature Sensor 1 2 ____ μs 3.6V A/D Converter On-to-Start Time 4 t_{ON2ST} ____ μs ____ _ _ AN ≠ Temperature Sensor _ 16 ____ **t**_{ADCK} Conversion Time tADC 2.2V~ (Include A/D Sample and Hold Time) AN=Temperature Sensor ____ 58 ____ **t**ADCK 3.6V



Temperature Sensor Characteristics

	Ta=-40°C~85°C, unless otherwise specifie										
Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit				
Symbol	Parameter	VDD	Conditions	win.	Тур.	wax.	Unit				
I _{TS}	Temp Sensor Operating Current	3V	TSEN=1, t _{ADCK} =1µs ADC NOT included	_	700	900	μA				
t⊤ss	Temperature Sensor Turn on Stable Time	3V	_	_	_	100	μs				
VTSVREF	Temperature Sensor Reference Voltage	3V	_	-5%	2.01	+5%	V				
Vptato	Proportional to Absolute Temperature Voltage	3V	25°C, Trim @ V _{DD} =3V G5XEN=1	-2%	1.14	+2%	V				
T _{LE}	Temperature Linearity Error	_		_	±1	±2	°C				
		2.7V~ 3.6V		-2	_	+2					
_		2.7V~ 3.6V	V _{REF} =V _{TSVREF} , Ta=0°C~70°C, with linear calibration ^(Note)	-2.5	_	+2.5	°C				
TACC	Temperature Accuracy (Error)			_	±4						
		2.7V~ 3.6V	V _{REF} =V _{TSVREF} , Ta=-40°C~85°C,	-4	_	+4	°C				
		_	with linear calibration (Note)	_	±5	_	1				

Note: Linear calibration is implemented using the linear formula which is established on the relation between the two calibrated temperatures and their corresponding ADC code. The temperature accuracy T_{ACC} is defined as the error between the actual temperature and the temperature obtained by the conversion of the ADC code through the formula.

Internal Reference Voltage Characteristics

Ta=-40°C~85°C, unless otherwise specified

Symbol	Parameter	-	Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Conditions	wiin.	Тур.	wax.	Unit
Vdd	Operating Voltage	_	—	2.2	_	3.6	V
V _{BGREF}	Bandgap Reference Voltage	—	—	-1%	1.2	+1%	V
IBGREF	Operating Current	3V	_		25	40	μA
PSRR	Power Supply Rejection Ratio	_	Ta=25°C, V _{RIPPLE} =1V _{P-P} , f _{RIPPLE} =100Hz	75			dB
En	Output Noise	_	Ta=25°C, No load current, f=0.1Hz~10Hz		300	_	μV _{RMS}
I _{DRV}	Buffer Driving Capability	_	ΔV_{BGREF} =-1%	1			mA
Isd	Shutdown Current	_	VBGREN=0		_	0.1	μA
t _{start}	Startup Time	2.2V~3.6V	Ta=25°C			400	μs

Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise described.

 $2.\,A\,0.1\mu F$ ceramic capacitor should be connected between VDD and GND.


3. The $V_{\mbox{\scriptsize BGREF}}$ voltage is used as the A/D converter input.




Sink Current Generator Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified

Symbol	Deremeter		Test Conditions	Min.	Turn	Max	Unit
Symbol	Parameter	V _{DD}	Conditions		Тур.	Max.	Unit
	INKO Sink Current for ISINK0 Pin	3V	Та=25°С, V _{ISINK0} =3.0V, ISGDATA0[4:0]=00000В	47.5	50.0	52.5	
		_	V _{ISINK0} =1.0V~3.6V ISGDATA0[4:0]=00000B	41	50	59	
1		_	V _{ISINK0} =0.7V~1.0V ISGDATA0[4:0]=00000B	37.5	50.0	50.0	
ISINK0		3V	Та=25°С, V _{ISINK0} =3.0V, ISGDATA0[4:0]=11111В	330	360	390	mA
		_	V _{ISINK0} =1.0V~3.6V ISGDATA0[4:0]=11111B	295	360	425	
		_	V _{ISINK0} =0.7V~1.0V ISGDATA0[4:0]=11111B	270	360	360	
		3V	Ta=25°C, V _{ISINK1} =3.0V, ISGDATA1[4:0]=00000B	43.5	50.0	56.5	
		_	V _{ISINK1} =1.0V~3.6V ISGDATA1[4:0]=00000B	41	50	59	
I	Sink ourrant for ISINK1 nin	_	V _{ISINK1} =0.7V~1.0V ISGDATA1[4:0]=00000B	37.5	50.0	50.0	mA
Isinki S	Sink current for ISINK1 pin	3V	Ta=25°C, V _{ISINK1} =3.0V, ISGDATA1[4:0]=11111B	178	205	231	mA
		_	V _{ISINK1} =1.0V~3.6V ISGDATA1[4:0]=11111B	168	205	242	
		_	V _{ISINK1} =0.7V~1.0V ISGDATA1[4:0]=11111B	154	205	205	



ISINKO Electrical Characteristic Curve



ISINK1 Electrical Characteristic Curve

Operational Amplifier Electrical Characteristics

Smoke Detector AFE

V_{DD}=3V, Ta=-40°C~85°C

O make at	Demonstern		Test Conditions				11	
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit	
V _{DD}	Operating Voltage	—		2.2	—	3.6	V	
			SDAmBW [1:0]=00B (m=0, 1), no load		3.0	5.0		
IOPA	Operating Current	3V	SDAmBW [1:0]=01B (m=0, 1), no load	_	10	16	μA	
IOPA		50	SDAmBW [1:0]=10B (m=0, 1), no load	—	80	128	μΑ	
		1	SDAmBW [1:0]=11B (m=0, 1), no load	—	200	320		
Vos	Input Offset Voltage	3V	Without calibration SDAmOF[5:0]=100000B -1		_	+15	mV	
			With calibration	-2	_	+2		
los	Input Offset Current	3V	V _{IN} =1/2V _{CM}	_	1	10	nA	
V _{CM}	Common Mode Voltage Range	_	SDAmBW [1:0]=00, 01, 10, 11 (m=0, 1)		_	V _{DD} -1.4	V	
PSRR	Power Supply Rejection Ratio	3V	SDAmBW [1:0]=00, 01, 10, 11 (m=0, 1)	50	70	_	dB	
CMRR	Common Mode Rejection Ratio	3V	SDAmBW [1:0]=00, 01, 10, 11 (m=0, 1)	50	80	_	dB	
A _{OL}	Open Loop Gain	_	SDAmBW [1:0]=00, 01, 10, 11 (m=0, 1)	60	80	_	dB	
			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=00B (m=0, 1)	0.5	1.5			
CD	Slew Rate	3V	R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=01B (m=0, 1)	5	15		Mmo	
SR SI	Siew Rale	Jov	R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=10B (m=0, 1)	180	500	_	V/ms	
			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=11B (m=0, 1)	600	1800	_		



Symphol	Devementer		Test Conditions	Min	Turn	Max	llait	
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit	
GBW			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=00B (m=0, 1)	2.5	5.0	_		
	Coin Dondwidth	3V	R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=01B (m=0, 1)	20	40	_		
	Gain Bandwidth	30	R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=10B (m=0, 1)	400	600	_	kHz	
			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=11B (m=0, 1)	1300	2000	_		
M	Maximum Output Voltage		SDAmBW [1:0]=00, 01 (m=0, 1) R _{LOAD} =5kΩ to V _{DD} /2	V _{ss} +140	_	V _{DD} -160	50	
Vor Range	3V	SDAmBW [1:0]=10, 11 (m=0, 1) R _{LOAD} =5kΩ to V _{DD} /2	V _{ss} +120		V _{DD} -140	mV		
las	Output Short Circuit Current	3V	R _{LOAD} =5.1Ω, SDAmBW[1:0]=00, 01 (m=0, 1)	±6	±12	_	mA	
lsc		50	R _{LOAD} =5.1Ω, SDAmBW[1:0]=10, 11 (m=0, 1)	±10	±20	_	ШA	

Note: These parameters are characterized but not tested.

V_{DD}=2.2~3.6V, Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	True	Max.	Unit
Symbol	Parameter	VDD	Conditions		Тур.	wax.	Unit
			SDAmBW [1:0]=00B (m=0, 1), no load	—	2.5	4.0	
	Operating Current		SDAmBW [1:0]=01B (m=0, 1), no load	—	10	16	μA
IOPA		_	SDAmBW [1:0]=10B (m=0, 1), no load	—	80	128	μΑ
			SDAmBW [1:0]=11B (m=0, 1), no load	—	200	320	
Vos	Input Offset Voltage	_	Without calibration SDAmOF[5:0]=100000B -15		_	+15	mV
			With calibration	-2	—	+2	
los	Input Offset Current	—	V _{IN} =1/2V _{CM}	—	1	10	nA
V _{см}	Common Mode Voltage Range	_	SDAmBW [1:0]=00, 01, 10, 11 (m=0, 1)		-	V _{DD} -1.4	V
PSRR	Power Supply Rejection Ratio	_	SDAmBW [1:0]=00, 01, 10, 11 (m=0, 1)		70		dB
CMRR	Common Mode Rejection Ratio	_	SDAmBW [1:0]=00, 01, 10, 11 (m=0, 1)	50	80	_	dB
Aol	Open Loop Gain	_	SDAmBW [1:0]=00, 01, 10, 11 (m=0, 1)	60	80		dB
			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=00B (m=0, 1)	0.5	1.5	_	
SR	Slew Rate		R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=01B (m=0, 1)	5	15	_	V/ms
SIX	Siew Rate		R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=10B (m=0, 1)	180	500	_	v/115
			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=11B (m=0, 1)	600	1800		



Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Farameter	VDD	Conditions	IVIIII.	Тур.	Wax.	Unit
			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=00B (m=0, 1)	2	5		
GBW	Gain Bandwidth		R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=01B (m=0, 1)	15	40	k	kHz
GBW			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=10B (m=0, 1)	250	600		КПZ
			R _{LOAD} =1MΩ, C _{LOAD} =60pF, SDAmBW[1:0]=11B (m=0, 1)	800	2000	—	
14	Maximum Output Voltage		SDAmBW [1:0]=00, 01 (m=0, 1) R _{LOAD} =5kΩ to V _{DD} /2	V _{ss} +140	_	V _{DD} -160 V _{DD} -140	m)/
Vor	Range		SDAmBW [1:0]=10, 11 (m=0, 1) R _{LOAD} =5kΩ to V _{DD} /2	V _{ss} +120			mV
lsc	Output Short Circuit		R _{LOAD} =5.1Ω, SDAmBW[1:0]=00, 01 (m=0, 1)	±1.2	±12.0		mA
ISC	Current		R _{LOAD} =5.1Ω, SDAmBW[1:0]=10, 11 (m=0, 1)	±2	±20	_	ШA

Note: These parameters are characterized but not tested.

Power Line Data Transceiver

Test Conditions Symbol Parameter Min. Тур. Max. Unit VDD Conditions 3.6 V Vdd Operating Voltage 2.2 ____ ____ PLTABW=0, no load 80 128 ____ **Operating Current** 3V IOPA μΑ PLTABW=1, no load 200 320 _ Without calibration -15 15 (PLTAOF[5:0]=100000B) Vos Input Offset Voltage 3V mV 2 With calibration -2 Input Offset Current $V_{IN}=1/2V_{CM}$ 10 3V 1 nA los ____ Common Mode Voltage Range PLTABW=0,1 V Vсм V_{SS} ____ V_{DD} - 1.4 ____ PSRR Power Supply Rejection Ratio 3V PLTABW=0,1 50 70 dB ____ CMRR PLTABW=0,1 50 Common Mode Rejection Ratio 80 dB 3V ____ _ PLTABW=0,1 Aol Open Loop Gain 60 80 ____ dB R_{LOAD}=1MΩ, C_{LOAD}=60pF, 180 500 _ PLTABW=0 SR Slew Rate 3V V/ms $R_{LOAD}=1M\Omega$, $C_{LOAD}=60pF$, 600 1800 ____ PLTABW=1 $R_{LOAD}=1M\Omega$, $C_{LOAD}=60pF$, 400 600 ____ PLTABW=0 GBW Gain Bandwidth 3V kHz RLOAD=1MΩ, CLOAD=60pF, 1300 2000 _ PLTABW=1 PLTABW=0, 1 3V V_{OR} Maximum Output Voltage Range Vss+210 V_{DD}-230 mV $R_{LOAD}=5k\Omega$ to $V_{DD}/2$ Output Short Circuit Current 3V $R_{LOAD}=5.1\Omega$, PLTABW=0, 1 ±20.0 Isc ±8.5 mΑ ____

Note: These parameters are characterized but not tested.

V_{DD}=3V, Ta=-40°C~85°C



V_{DD=}2.2~3.6V, Ta=-40°C~85°C

			Test Conditions		_		
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
	Operating Current		PLTABW=0, no load	_	80	128	
I _{OPA}	Operating Current		PLTABW=1, no load	_	200	320	μA
Vos	Input Offset Voltage		Without calibration PLTAOF [5:0]=100000B	-15	_	15	mV
			With calibration	-2	—	2	
los	Input Offset Current	_	V _{IN} =1/2V _{CM}	_	1	10	nA
V _{CM}	Common Mode Voltage Range	_	PLTABW=0, 1	Vss	_	V _{DD} -1.4	V
PSRR	Power Supply Rejection Ratio	—	PLTABW=0, 1	50	70	_	dB
CMRR	Common Mode Rejection Ratio	_	PLTABW=0, 1	50	80	_	dB
Aol	Open Loop Gain	_	PLTABW=0, 1	60	80	_	dB
SR	Slew Rate		R_{LOAD} =1M Ω , C_{LOAD} =60pF, PLTABW=0	180	500	_	V/ms
SR	Siew Rate		R_{LOAD} =1M Ω , C_{LOAD} =60pF, PLTABW=1	600	1800	_	v/ms
GBW	Gain Bandwidth		R_{LOAD} =1M Ω , C_{LOAD} =60pF, PLTABW=0	250	600	_	kHz
GDVV			R_{LOAD} =1M Ω , C_{LOAD} =60pF, PLTABW=1	800	2000	_	KIIZ
V _{OR}	Maximum Output Voltage Range		PLTABW=0, 1 R _{LOAD} =5kΩ to V _{DD} /2	V _{SS} +210		V _{DD} -230	mV
Isc	Output Short Circuit Current	_	R _{LOAD} =5.1Ω, PLTABW=0, 1	±2	±20	_	mA

Note: These parameters are characterized but not tested.

D/A Converter (for Power Line Transceiver) Electrical Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit				
Symbol	Falameter	V_{DD}	Conditions	141111.	тур.	Wax.	onic				
V _{DD}	Operating Voltage	_	_	2.2	_	3.6	V				
VDACO	Output Voltage Range	_	_	Vss	_	V_{REF}	V				
VREF	Reference Voltage	_	_	2	_	V _{DD}	V				
	Additional Current for D/A Converter Enable (DAC0&DAC1)	3V		_	_	12	μA				
IDAC	Additional Current for D/A Converter Enable (DAC2)	3V	_	_	_	360	μA				
ts⊤	Settling Time	3V	C _{LOAD} =50pF	_	_	5	μs				
DNL	Differential Nonlinearity	3V	V _{REF} =V _{DD}	-1	_	+1	LSB				
INL	Integral Nonlinearity	3V	V _{REF} =V _{DD}	-1.5	_	+1.5	LSB				
Ro	Resistor-String Output Resistor (DAC0&DAC1)	3V	_	_	1000	_	kΩ				
	R2R Output Resistor	3V	_	_	10	_	kΩ				
OSRR	Offset Error	3V	_	_	_	6	mV				
GERR	Gain Error	3V	_	_	_	12	mV				



16-bit Vioce D/A Converter Electrical Characteristics


					Т	a=-40°0	C~85°C
Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Farameter	VDD	Conditions	IVIIII.	Тур.	IVIAX.	Unit
V _{DD}	Operating Voltage	_	_	2.2	3.0	3.6	V
IDAC	Additional Current for D/A Converter Enable With Buffer	3V	_	_	_	3	mA
ISTB(DAC)	Standby Current	3V	DACEN=0	_	_	1	μA
THD+N	Total Harmonic Distortion+Noise ^(Note)	3V	10kΩ load	—	-55	_	dB
Vout	Output Voltage Range	3V	No load	0.01		0.99	V _{DD}
t _{DACS}	D/A Converter Circuit Turn on Stable Time	3V	_	_	_	1	ms

Note: Sin wave input @ 1kHz, -6dBFS.


Comparator (for Power Line Transceiver) Electrical Characteristics

Or mark and	Demonster		Test Conditions	D.A.	Trans	Maria	11-14
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
Vdd	Comparator Operating Voltage	_	_	2.2	_	3.6	V
			No load, PLTCmIS[1:0]=00B (m=0, 1)	_	1.7	2.7	
	Additional Current for		No load, PLTCmIS[1:0]=01B (m=0, 1)	_	14	22	
ICMP	Comparator Enable	_	No load PLTCmIS[1:0]=10B (m=0, 1)	_	36	57	μA
			No load, PLTCmIS[1:0]=11B (m=0, 1)	_	58	92	
Vos	Comparator Input Offset Voltage	3V	Without calibration (PLTCmOF[4:0]=10000B, m=0, 1)	-10	_	+10	mV
			With calibration	-4	—	+4	
V _{CM}	Common Mode Voltage Range	—	_	Vss	—	V_{DD} -1.4V	V
		3V	With 10mV overdrive ^(Note) , No debounce PLTCmIS[1:0]=00B (m=0, 1)	_	_	35	
		3V	With 10mV overdrive ^(Note) , No debounce PLTCmIS[1:0]=01B (m=0, 1)	_	_	2.5	
t _{RP}	Response Time	3V	With 10mV overdrive ^(Note) , No debounce PLTCmIS[1:0]=10B (m=0, 1)	_	_	1	μs
		3V	With 10mV overdrive ^(Note) , No debounce PLTCmIS[1:0]=11B (m=0, 1)	_	_	0.7	
		3V	PLTCmHYS[1:0]=00, PLTCmIS[1:0]=00 (m=0,1)	0	0	5	
V	Lhusterasia	3V	PLTCmHYS[1:0]=01, PLTCmIS[1:0]=01 (m=0,1)	20	40	60	mV
V _{HYS}		3V	PLTCmHYS[1:0]=10, PLTCmIS[1:0]=10 (m=0,1)	50	100	150	IIIV
		3V	PLTCmHYS[1:0]=11, PLTCmIS[1:0]=11 (m=0,1)	80	160	240	

Ta=-40°C~85°C



Load Condition: CLOAD=50pF



RF Electrical Characteristics

Ta=25°C, V_{DD}=3.3V, f_{XTAL}=16MHz, FSK modulation with matching circuit and low/high pass filter, RF output is powered by V_{DD} (3.3V), unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
Тор	Operating Temperature	_	-40	_	85	°C	
V _{DD}	Operating Voltage	_	2.2	3.3	3.6	V	
Digital I/	'Os	1		1			
VIH	High Level Input Voltage	_	0.7×V _{DD}	_	V _{DD}	V	
VIL	Low Level Input Voltage		0	_	$0.3 \times V_{DD}$	V	
Vон	High Level Output Voltage	I _{он} =-5mA	0.8×V _{DD}		Vdd	V	
Vol	Low Level Output Voltage	I₀∟=5mA	0		0.2×V _{DD}	V	
Current	Consumption	1					
Sleep	Deep Sleep Mode Current Consumption	_	_	0.4	1.0	μA	
	Idle Mode Current Consumption	LIRC on, X'tal off	_	1.8	—	μA	
lı∟	Light Sleep Mode Current Consumption	X'tal on	_	0.55	_	mA	
	Standby Mode Current Consumption @ 315/433MHz	Nite Lan Ormite strength	_	2.2	_		
Standby	Standby Mode Current Consumption @ 868/915MHz	- X'tal on, Synthesizer on	_	3.0	_	mA	
		RX mode @ 50Kbps	_	4.2	_		
		RX mode @ 250Kbps	_	4.6	_	 mA	
	433MHz Band Current Consumption	TX mode @ 0dBm Pout		14	_		
	Consumption	TX mode @ 10dBm Pout	_	22	_		
		TX mode @ 13dBm Pout	_	30	—		
I _{RX} or I _{TX}		RX mode @ 50Kbps	_	5.5	—		
		RX mode @ 250Kbps	_	6.1	—		
	868MHz Band Current Consumption	TX mode @ 0dBm Pout	_	15	—	mA	
	Consumption	TX mode @ 10dBm P _{OUT}	_	24	—		
		TX mode @ 13dBm Pout	_	32	—		
Rph	Pull-high Resistance for I/O Ports	3.3V	_	33	—	kΩ	
RF Char	acteristics						
		315MHz band		315	—		
		433MHz band	_	433.92	_		
f _{RF}	RF Frequency Band	470~510MHz band	_	490	—	MH:	
		868MHz band		868.3	_		
		915MHz band		915			
DR	Data Rate	GFSK modulation	2	_	250	Kbp	



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Transmi	itter					
D	TX Output Dower	433MHz band	0	_	13	dDm
Pout	TX Output Power	868MHz band	0	_	13	dBm
		f < 1GHz	_	_	-36	
		47MHz < f < 74MHz]
S.E. _{TX}	TX Spurious Emission	87.5MHz < f < 118MHz			EA	dDm
S.E.TX	(Pout=10dBm)	174MHz < f < 230MHz]	_	-54	dBm
		470MHz < f < 862MHz	1			
		2 nd , 3 rd Harmonic	—	—	-30	
Receive	r					
t _{st,rx}	RX Settling Time	Light Sleep mode to RX mode	—	150	—	μs
		2Kbps (f _{DEV} =8kHz)	—	-117	—	
		10Kbps (f _{DEV} =40kHz)	—	-110	—	
	433MHz RX Sensitivity @ BER=0.1%	50Kbps (f _{DEV} =18.75kHz)	—	-107	—	dBm
		125Kbps (f _{DEV} =46.875kHz)	—	-102	—	
P _{Sens}		250Kbps (f _{DEV} =93.75kHz)	_	-99	_	
		2Kbps (f _{DEV} =8kHz)	—	-116	_	
		10Kbps (f _{DEV} =40kHz)	_	-110	_]
	868MHz RX Sensitivity @ BER=0.1%	50Kbps (f _{DEV} =18.75kHz)	_	-105	_	dBm
	DER-0.1%	125Kbps (f _{DEV} =46.875kHz)	_	-102]
		250Kbps (f _{DEV} =93.75kHz)	_	-99	_	1
P _{IN,max}	Maxmum Input Power	@ BER<0.1%	_	_	10	dBm
IR	Image Rejection		_	25		dB
S.E. _{RX}	DX Spurious	25MHz~1GHz	_	_	-57	dDm
J.E.RX	RX Spurious	Above 1GHz	_	_	-47	dBm
	RSSI Range	AGC on	-110	—	-10	dBm
LO Chai	racteristics					
		315MHz band	290	—	335	
		433MHz band	415	_	490	
f _{LO}	RF Frequency Coverage Range	470~510MHz band	470	—	510	MHz
		868MHz band	830	_	1000	
		915MHz band	870	—	1050	
f step	LO Frequency Resolution	—		—	1	kHz
	315MHz Phase Noise	@ 100kHz offset	—	-86	—	
		@ 1MHz offset	—	-107	—	
	433MHz Phase Noise	@ 100kHz offset	—	-85	—	
ΡΝιο		@ 1MHz offset	—	-106	—	dBc/Hz
IINLO	868MHz Phase Noise	@ 100kHz offset	—	-82	—	
		@ 1MHz offset	—	-103	—	
	915MHz Phase Noise	@ 100kHz offset		-82	—	
		@ 1MHz offset		-103	—	
-	Oscillator	1				1
f _{XTAL}	X'tal Frequency	—		16	—	MHz
ESR	X'tal Equivalent Series Resistance	-		—	100	Ω
CLOAD	X'tal Capacitor Load	-	12	16	20	pF
TOL	X'tal Tolerance (Note)	-	-20		+20	dBc/Hz
tsu	X'tal Startup Time	49US XO	<u> </u>	-	1	ms

Note: When the data rate is 2Kbps at 315/433.92MHz, an X'tal with a tolerance of ± 10 ppm should be used. When the data rate is 2Kbps at 868/915MHz, an X'tal with a tolerance of ± 5 ppm should be used.



SPI Characteristics


		Ta=-4	40°C~85°(C, unless	otherwise	specified
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
f _{scк}	SCK Frequency	—		4	_	MHz
t _{scкн}	SCK High Time	—	1/f _{xclк}	_	_	s
t _{SCKL}	SCK Low Time	_	1/f _{xclк}	—	—	s
t _{s_sDIO}	SDIO Input Setup Time	—	20	_	—	ns
t _{H_SDIO}	SDIO Input Hold Time	_	20	—	—	ns
ts_csN	CSN to SCK Active	—	30	_	—	ns
t _{H_CSN}	SCK Inactive to CSN Inactive	_	30		—	ns

Note: $f_{XCLK}=f_{XTAL}/(XODIV2+1)$

I²C Electrical Characteristics


O make at	Demonster		Test Conditions		T		11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
			No clock debounce	2	—	_	
	I ² C Standard Mode (100kHz) f _{SYS} Frequency (Note)	_	2 system clock debounce	4	—	_	MHz
fize			4 system clock debounce	4			
II2C			No clock debounce	4	—		
	I ² C Fast Mode (400kHz) f _{SYS} Frequency ^(Note)	_	2 system clock debounce	8	—		MHz
			4 system clock debounce	8	—	—	
f _{sci}	SCL Clock Frequency	3V/5V	Standard mode	—	—	100	kHz
ISCL		30/50	Fast mode	—	—	400	KIIZ
+	SCL Clock High Time	3V/5V	Standard mode	3.5	_	—	
t _{SCL(H)}		30/50	Fast mode	0.9	—	—	μs
+	SCL Clock Low Time	3V/5V	Standard mode	3.5	—	—	
t _{SCL(L)}		30/50	Fast mode	0.9	—	—	μs
+	SCL and SDA Fall Time	3V/5V	Standard mode	—	—	1.3	
t _{FALL}	SCE and SDA Fail Time	30/50	Fast mode	_	_	0.34	μs
4	SCL and SDA Rise Time	3V/5V	Standard mode	—	—	1.3	
t _{RISE}	SCL and SDA Rise Time	30/50	Fast mode	—	—	0.34	μs
4	SDA Data Satur Tima	3V/5V	Standard mode	0.25	—	—	
t _{su(sda)}	SDA Data Setup Time	30/50	Fast mode	0.1	—	—	μs
t _{H(SDA)}	SDA Data Hold Time	3V/5V	_	0.1	_	—	μs
t _{VD(SDA)}	SDA Data Valid Time	3V/5V	_	—	—	0.6	μs
+	Start Condition Setup Time	3V/5V	Standard mode	3.5		_	
t _{su(sta)}		30/50	Fast mode	0.6		_	μs
t _{H(STA)}	Start Condition Hold Time	3V/5V		0.6	_	_	μs
4	Stan Condition Satur Time	2)/////////////////////////////////////	Standard mode	3.5	_	_	
tsu(sto)	Stop Condition Setup Time	3V/5V	Fast mode	0.6		_	μs

Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.



Power-on Reset Characteristics

	Ta=25°C								
Symbol	Parameter	Test Conditions		Min.	Turn	Max.	Unit		
		VDD	Conditions		Тур.	widx.	Unit		
V _{POR}	V_{DD} Start Voltage to Ensure Power-on Reset	_	—	—	_	100	mV		
RRPOR	V_{DD} Rising Rate to Ensure Power-on Reset	—	—	0.035	_	_	V/ms		
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	_	—	1	_	_	ms		



System Architecture


A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to these are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.




The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

HOLTEK

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining



Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a nonconsecutive Program Memory address. For the device with a program memory capacity in excess of 8K words, the program memory high byte address must be setup by selecting a certain program memory bank which is implemented using the program memory bank pointer bit, PBP0.Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program. When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter					
High Byte	Low Byte (PCL)				
PBP0, PC12~PC8	PCL7~PCL0				

Program Counter


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.





The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

HOLTEK


- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LOR, LXOR, LANDM, LORM, LXORM, LCPL, LCPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- · Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSZ, LSZA, LSNZ, LSIZ, LSDZ, LSIZA, LSDZA

Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $16K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure



Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in Sector 0. If the memory [m] is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which refers to the start address of the last page within the 16K Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "3F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address specified by TBLP and TBHP if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.



Table Read Program Example

```
rombank 1 code1
ds .section 'data'
tempreg1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
:
:
code0 .section 'code'
mov a,06h ; initialise low table pointer - note that this address is referenced
mov tblp,a
               ; to the last page or the page that thhp pointed
mov a,3Fh
               ; initialise high table pointer
mov tbhp,a
tabrd tempreg1
                 ; transfers value in table referenced by table pointer data at program
                 ; memory address "3F06H" transferred to tempreg1 and TBLH
dec tblp
                 ; reduce value of table pointer by one
tabrd tempreq2 ; transfers value in table referenced by table pointer data at program
                 ; memory address "3F05H" transferred to tempreg2 and TBLH
                  ; in this example the data "1AH" is transferred to tempreq1 and data
                  ; "OFH" to register tempreg2
:
:
codel .section 'code'
org 1F00h ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:
:
```

In Circuit Programming – ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, a means of programming the microcontroller in-circuit has provided using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the incircuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, taking control of the ICPDA and ICPCK pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On Chip Debug Support – OCDS

An EV chip exists for the purposes of device emulation. This EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

In Application Programming – IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of the IAP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART, using I/O pins. Regarding the internal firmware, the user can select versions provided by Holtek or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

Flash Memory Read/Write Size

The Flash memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 64 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.


The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.

Operations	Format
Erase	1 page/time
Write	64 words/time
Read	1 word/time
Note: Page size=Write buffer size	ze=64 words.

Erase Page	FARH	FARL[7:6]	FARL[5:0]
0	0000 0000	00	xx xxxx
1	0000 0000	01	XX XXXX
2	0000 0000	10	xx xxxx
3	0000 0000	11	XX XXXX
4	0000 0000	00	xx xxxx
:	:	:	:
:	:	:	:
254	0011 1111	10	XX XXXX
255	0011 1111	11	xx xxxx

IAP Operation Format

"x": don't care Erase Page Number and Selection



Flash Memory IAP Read/Write Structure

Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FC2 register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to low by the hardware. It is recommended that the write buffer should be cleared by

setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 64 words corresponding to a page. The write buffer address is mapped to a specific flash memory page specified by the memory address bits, FA13~FA6. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the flash memory address reaches the page boundary, 111111b of a page with 64 words, the address will now not be incremented but will stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.

After a write process is finished, the write buffer will automatically be cleared by the hardware. Note that the write buffer should be cleared manually by the application program when the data written into the flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.

IAP Flash Program Memory Registers

There are two address registers, four 16-bit data registers and three control registers. Read and Write operations to the Flash memory are carried out by 16-bit data operations using the address and data registers and the control register. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FC0, FC1 and FC2.

Register				В	it			
Name	7	6	5	4	3	2	1	0
FC0	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
FC1	D7	D6	D5	D4	D3	D2	D1	D0
FC2	—	—	—	—	—	—	—	CLWB
FARL	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
FARH	_	_	FA13	FA12	FA11	FA10	FA9	FA8
FD0L	D7	D6	D5	D4	D3	D2	D1	D0
FD0H	D15	D14	D13	D12	D11	D10	D9	D8
FD1L	D7	D6	D5	D4	D3	D2	D1	D0
FD1H	D15	D14	D13	D12	D11	D10	D9	D8
FD2L	D7	D6	D5	D4	D3	D2	D1	D0
FD2H	D15	D14	D13	D12	D11	D10	D9	D8
FD3L	D7	D6	D5	D4	D3	D2	D1	D0
FD3H	D15	D14	D13	D12	D11	D10	D9	D8

IAP Register List

• FARL Register

Bit	7	6	5	4	3	2	1	0
Name	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 FA7~FA0: Flash Memory Address bit 7~bit 0



• FARH Register

Bit	7	6	5	4	3	2	1	0
Name	_	-	FA13	FA12	FA11	FA10	FA9	FA8
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 FA13~FA8: Flash Memory Address bit 12~bit 8

FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The first Flash Memory data bit 7~bit 0

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.

FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The first Flash Memory data bit 15~bit 8

Note that when 8-bit data is written into the high byte data register FD0H, the whole 16 bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be incremented by one.

FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The second Flash Memory data bit 7~bit 0

• FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The second Flash Memory data bit 15~bit 8

FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The third Flash Memory data bit 7~bit 0

FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The third Flash Memory data bit 15~bit 8

FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The fourth Flash Memory data bit 7~bit 0

FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The fourth Flash Memory data bit 15~bit 8

FC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CFWEN: Flash Memory Erase/Write function enable control

0: Flash Memory erase/write function is disabled

1: Flash Memory erase/write function has been successfully enabled

When this bit is cleared to zero by application program, the Flash Memory erase/write function is disabled. Note that this bit cannot be set high by application programs. Writing "1" into this bit results in no action. This bit is used to indicate that the Flash Memory erase/write function status. When this bit is set high by hardware, it means that the Flash Memory erase/write function is enabled successfully. Otherwise, the Flash Memory erase/write function is disabled as the bit content is zero.

Bit 6~4 FMOD2~FMOD0: Flash Memory Mode selection

- 000: Write Mode
- 001: Page Erase Mode
- 010: Reserved
- 011: Read Mode
- 100: Reserved
- 101: Reserved
- 110: Flash Memory Erase/Write function Enable Mode
- 111: Reserved

These bits are used to select the Flash Memory operation modes. Note that the "Flash memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.

Bit 3	FWPEN : Flash Memory Erase/Write function enable procedure trigger 0: Erase/Write function enable procedure is not triggered or procedure timer times out
	1: Erase/Write function enable procedure is triggered and procedure timer starts to count
	This bit is used to activate the flash memory Erase/Write function enable procedure and an internal timer. It is set by the application programs and then cleared to zero by the hardware when the internal timer times out. The correct patterns must be written into the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the FWPEN bit is set high.
Bit 2	 FWT: Flash Memory write initiate control 0: Do not initiate Flash Memory write or indicating that a Flash Memory write process has completed 1: Initiate a Flash Memory write process This bit is set by software and cleared to zero by the hardware when the Flash memory write process has completed.
Bit 1	 FRDEN: Flash Memory read enabled bit 0: Flash Memory read disable 1: Flash Memory read enable This is the Flash memory Read Enable bit which must be set high before any Flash
	memory read operations are carried out. Clearing this bit to zero will inhibit Flash memory read operations.
Bit 0	 FRD: Flash Memory read control bit 0: Do not initiate Flash Memory read or indicating that a Flash Memory read process has completed 1: Initiate a Flash Memory read process
	This bit is set by software and cleared to zero by the hardware when the Flash memory read process has completed.
	Note: 1. The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.
	2. Ensure that the f_{SUB} clock is stable before executing the erase or write

- 2. Ensure that the $f_{\mbox{\tiny SUB}}$ clock is stable before executing the erase or write operation.
- 3. Note that the CPU will be stopped when a read, erase or write operation is successfully activated.
- 4. Ensure that the read, erase or write operation is totally complete before executing other operations.

• FC1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: Chip Reset Pattern

When a specific value of "55H" is written into this register, a reset signal will be generated to reset the whole chip.

• FC2 Register

HOLTEK

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	_	—	—	CLWB
R/W	—	—	—	—	—	—	—	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 CLWB: Flash Memory Write buffer clear control

0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed

1: Initiate a Write Buffer Clear process


This bit is set by software and cleared to zero by hardware when the Write Buffer Clear process has completed.

Flash Memory Erase/Write Flow

It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the flash memory contents are correctly updated.

Flash Memory Erase/Write Flow Descriptions:

- 1. Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash Memory Erase/Write function is successfully enabled, the CFWEN bit in the FC0 register will automatically be set high by hardware. After this, Erase or Write operations can be executed on the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for details.
- 2. Configure the flash memory address to select the desired erase page and then erase this page.
- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the flash memory contents and to check if the contents is 0000h or not. If the flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.
- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the flash memory contents and check if the written data is correct or not. If the data read from the flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are completed and no more pages need to be erased or written.



Flash Memory Erase/Write Flow

Note: The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.


Flash Memory Erase/Write Function Enable Procedure

The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash memory Erase/Write function.

Flash Memory Erase/Write Function Enable Procedure Description

- 1. Write data "110" to the FMOD [2:0] bits in the FC0 register to select the Flash Memory Erase/ Write Function Enable Mode.
- 2. Set the FWPEN bit in the FC0 register to "1" to activate the Flash Memory Erase/Write Enable Function. This will also activate an internal timer.
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the FWPEN bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the FWPEN bit will automatically be cleared to zero by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FC0 register can be cleared. There is no need to execute the above procedure.





Flash Memory Write Procedure

HOLTEK

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the flash memory can be loaded into the write buffer. The selected flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 64 words, known as a page, whose address is mapped to a specific flash memory page specified by the memory address bits, FA13~FA6. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, FA13~FA6, specify.

Flash Memory Consecutive Write Description

The maximum amount of write data is 64 words for each write operation. The write buffer address will be automatically incremented by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data word should first be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be incremented by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary the address will not be further incremented but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.


- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum written data number is 64 words.
- 6. Set the FWT bit high to write the data words from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.


If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.

8. Clear the CFWEN bit low to disable the Flash memory erase/write function.







Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease. 2. It will take a typical time of 2.2ms for the FWT bit state changing from high to low.

Flash Memory Non-Consecutive Write Description

HOLTEK

The main difference between Flash Memory Consecutive and Non-Consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash Memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.

- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired address ADDR1 in the FARH and FARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.


- 8. Setup the desired address ADDR2 in the FARH and FARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 10. Verify the data using the table read instruction to ensure that the write operation has successfully completed.


If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.

Go to step 11 if the write operation is successful.

11. Clear the CFWEN bit low to disable the Flash memory erase/write function.







Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease. 2. It will take a typical time of 2.2ms for the FWT bit state changing from high to low.

Important Points to Note for Flash Memory Write Operations


- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3. The whole write buffer data will be written into the flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. After the data is written into the flash memory the flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then write the data again into the write buffer. Then activate a write operation on the same flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the flash memory is correct.
- 5. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

HOLTEK



Flash Memory Read Procedure

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the flash memory read operation is executed.



Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease.

2. It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.



Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value.

Structure

The Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Special Purpose Data Mem	nory	General Purpos	se Data Memory
Located Sectors		Capacity	Sector: Address
0, 1		2048×8	0: 80H~FFH 1: 80H~FFH : 15: 80H~FFH
Special Purpose Data Memory (Sector 0 ~ Sector 1) General Purpose Data Memory (Sector 0 ~ Sector 15)	00H [7FH - 80H -	Sector 0 Sector 1	ector 15
Data	Mem	ory Structure	



Data Memory Addressing

For the device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. The Bank Pointer, PBP, is only available for Program Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except Sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 12 valid bits, the high byte indicates a sector and the low byte indicates a specific address within the sector.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



	Sector 0	Sector 1
00H	IAR0	
01H	MP0	
02H	IAR1	
03H	MP1L	
04H	MP1H	
05H	ACC	
06H	PCL	
07H	TBLP	
-		
08H	TBLH	
09H	TBHP	
0AH	STATUS	
0BH	PBP	
0CH	IAR2	
0DH	MP2L	
0EH	MP2H	
0FH	RSTFC	
10H	SCC	
11H	HIRCC	
12H		
13H		
14H	PA	
15H	PAC	
16H	PAPU	
17H	PAWU	
18H	PB	
	PBC	
19H		STM1C0
1AH	PBPU	
1BH	PC	STM1C1
1CH	PCC	STM1DL
1DH	PCPU	STM1DH
1EH	PD	STM1AL
1FH	PDC	STM1AH
20H	PDPU	
21H	WDTC	PTM1C0
22H	SDSW	PTM1C1
23H	SDPGAC0	PTM1DL
24H	SDPGAC1	PTM1DH
25H	SDA0C	PTM1AL
26H	SDA0VOS	PTM1AH
27H	SDA1C	PTM1RPL
28H	SDA1VOS	PTM1RPH
29H		
2AH	SADC0	PTM2C0
2BH	SADC1	PTM2C1
2CH	SADC2	PTM2DL
2DH	SADOH	PTM2DH
2EH	SADOL	PTM2AL
2FH	LMSADOH	PTM2AH
30H	LMSADOL	PTM2RPL
	-	PTM2RPH
31H	PLTSW	PTWZRPH
32H	PLTDACC	
33H	PLTDA0L	SLEDC0
34H	PLTDA1L	SLEDC1
35H	PLTDA2L	
36H	PLTC0C	PMPS0
37H	PLTC0VOS	PMPS1
38H	PLTC1C	
39H	PLTC1VOS	U1SR
3AH	PLTCHYC	U1CR1
3BH	PLTAC	U1CR2
3CH	PLTAVOS	U1CR3
3DH	EEA	TXR_RXR1
3EH	EED	BRG1
3FH	ISGENC	
	-	

	Sector 0	Sector 1
40H	ISGDATA0	EEC
40H 41H	ISGDATA0	EEC
42H	INTEG	PAS0
42H		PAS0 PAS1
43H 44H	INTC0 INTC1	
44n 45H		PBS0 PBS1
-	INTC2	
46H	INTC3	PCS0
47H	MFI0	PCS1
48H	MFI1	PDS0
49H	MFI2	1500
4AH	MFI3	IFS0
4BH	MFI4	IFS1
4CH	MFI5	_
4DH	VBGRC	_
4EH	ORMC	
4FH	LVDC	
50H	PSCR	
51H	TB0C	
52H	TB1C	
53H	SIMC0	
54H	SIMC1	
55H	SIMD	
56H	SIMA/SIMC2	
57H	SIMTOC	
58H		
59H	U0SR	
5AH	U0CR1	
5BH	U0CR2	
5CH	U0CR3	
5DH	TXR_RXR0	
5EH	BRG0	
5FH	STM0C0	
60H	STM0C1	
61H	STM0DL	
62H	STM0DH	
63H	STM0AL	
64H	STM0AH	
65H	PTM0C0	
66H	PTM0C1	
67H	PTM0C2	
68H	PTM0DL	
69H	PTM0DH	
6AH	PTM0AL	
6BH	PTM0AH	
6CH	PTM0BL	
6DH	PTM0BH	
6EH	PTM0RPL	
6FH	PTM0RPH	
70H	DAH	
71H	DAL	
72H	DACC	
73H	FC0	
74H	FC1	
75H	FC2	
76H	FARL	
77H	FARH	
78H	FD0L	
79H	FD0H	
7AH	FD1L	
7BH	FD1H	
7CH	FD2L	
7DH	FD2H	
7EH	FD3L	
7FH	FD3H	

: Unused, read as 00H

Special Purpose Data Memory Structure



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional sections however several registers require a separate description in this section.

Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will result of "00H" and writing to the registers will result in no operation.

Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example 1

```
data .section 'data
adres1 db ?
        db ?
adres2
adres3
        db ?
adres4 db ?
       db ?
block
code .section at 0 'code'
org OOh
start:
     mov a, 04h
                             ; setup size of block
    mov block, a
    mov a, offset adres1
                             ; Accumulator loaded with first RAM address
    mov mp0, a
                             ; setup memory pointer with first RAM address
loop:
     clr IAR0
                             ; clear the data at address defined by MPO
     inc mp0
                             ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```



Indirect Addressing Program Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org 00h
start:
                          ; setup size of block
    mov a, 04h
    mov block, a
    mov a, 01h
                          ; setup the memory sector
    mov mplh, a
    mov a, offset adres1
                          ; Accumulator loaded with first RAM address
    mov mp11, a
                          ; setup memory pointer with first RAM address
loop:
    clr IAR1
                          ; clear the data at address defined by MP1L
                           ; increment memory pointer MP1L
    inc mpll
    sdz block
                          ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 'code'
org OOh
start:
    lmov a, [m]
                          ; move [m] data to acc
                          ; compare [m] and [m+1] data
    lsub a, [m+1]
    SNZ C
                          ; [m]>[m+1]?
    jmp continue
                          ; no
    lmov a, [m]
                          ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
    lmov [m+1], a
continue:
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

Program Memory Bank Pointer – PBP

For the device the program memory is divided into two banks. Selecting the required program memory area is achieved using the program memory bank pointer, PBP. The PBP register should be properly configured before the device executes the "Branch" operation using the "JMP" or "CALL" instruction. After that a jump to a non-consecutice program memory address which is located in a certain bank selected by the program memory bank pointer bits will occur.

PBP Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	_	—	—	PBP0
R/W	—	—	—	—	—	—	—	R/W
POR	—	_	—	—	—	—	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **PBP0**: Program memory bank pointer bit 0 0: Bank 0 1: Bank 1

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Option Memory Mapping Register – ORMC

The ORMC register is used to enable Option Memory Mapping function. The Option Memory capacity is 32 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code

can be read by using the table read instruction. The Option Memory addresses 00H~1FH will be mapped to Program Memory last page addresses E0H~FFH.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of $4 \times t_{LIRC}$. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

ORMC Register

Bit 7~0

HOLTEK

ORMC7~ORMC0: Option Memory Mapping specific pattern

When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.

Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/ logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.

- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status register are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0				
Name	SC	CZ	то	PDF	OV	Z	AC	С				
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W				
POR	х	х	0	0	х	х	х	x				
			1	<u>.</u>	1		"x	: Unknow				
Sit 7			e "XOR" o tion operati		hich is perfe	ormed by th	ne OV flag a	and the				
sit 6	For SUB	SUBM/LS	ll result of c SUB/LSUB	M instructi	ons, the CZ	flag is equ	al to the Z i	-				
			SBC/LSBC									
	For other	r instruction	ns, the CZ f	lag will not	t be affected	1.						
sit 5	TO: Watchdog Time-out flag											
			or executir ne-out occu		R WDT" or	"HALT" in	struction					
sit 4	PDF : Power down flag 0: After power up or executing the "CLR WDT" instruction											
			or executir ne "HALT"			struction						
sit 3	OV: Overflow flag											
	0: No overflow 1: An operation results in a carry into the highest-order bit but not a carry out of the											
			esults in a c it or vice ve		e highest-oi	rder bit but	not a carry	out of the				
Sit 2	Z: Zero flag											
	0: The result of an arithmetic or logical operation is not zero 1: The result of an arithmetic or logical operation is zero											
<u>ч</u> 1			1 arithmetic	or logical	operation is	zero						
sit 1		tiliary flag auxiliary ca	rr 7									
	1: An o	operation re	esults in a c ibble into t				tion, or no	borrow				
it 0	C: Carry	flag										
	0: No o	carry-out										
			esults in a c luring a sub			operation	or if a borro	ow does				
	T1 ((C))	a · 1	affected by	1								

EEPROM Data Memory

HOLTEK

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a nonvolatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 256×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0 and a single control register in Sector 1.

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Sector 1, can only be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
EEA	EEA7	EEA6	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0				
EED	D7	D6	D5	D4	D3	D2	D1	D0				
EEC			—		WREN	WR	RDEN	RD				

EEPROM Register List

• EEA Register

Bit	7	6	5	4	3	2	1	0
Name	EEA7	EEA6	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7~0 **EEA7~EEA0**: Data EEPROM address bit 7~bit 0

EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Data EEPROM data bit 7~bit 0



EEC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	WREN	WR	RDEN	RD
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	_	_	_	—	0	0	0	0
Bit 7~4	Unimple	mented, rea	ad as "0"					

- Bit 3 WREN: Data EEPROM Write Enable
 - 0: Disable
 - 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

- Bit 2 WR: EEPROM Write Control
 - 0: Write cycle has finished
 - 1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

- Bit 1 **RDEN**: Data EEPROM Read Enable
 - 0: Disable
 - 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

- Bit 0 RD: EEPROM Read Control
 - 0: Read cycle has finished
 - 1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

- Note: 1. The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.
 - 2. Ensure that the f_{SUB} clock is stable before executing the write operation.
 - 3. Ensure that the write operation is totally complete before changing the contents of the EEPROM related registers.

Reading Data from the EEPROM

To read data from the EEPROM, the EEPROM address of the data to be read must first be placed in the EEA register. Then the read enable bit, RDEN, in the EEC register must be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

HOLTEK

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To initiate a write cycle, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag will be set. If the global, EEPROM interrupts and Multi-function interrupts are enabled and the stack is not full, a jump to the Data EEPROM Interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.



Programming Examples

Reading data from the EEPROM – polling method

MOV	A, EEPROM ADRES		user defined address
	-	'	aser defined address
MOV	EEA, A		
MOV	A, 040H	;	setup memory pointer MP1L
MOV	MP1L, A	;	MP1L points to EEC register
MOV	A, 01H	;	setup memory pointer MP1H
MOV	MP1H, A		
SET	IAR1.1	;	set RDEN bit, enable read operations
SET	IAR1.0	;	start Read Cycle - set RD bit
BACK	:		
SZ	IAR1.0	;	check for read cycle end
JMP	BACK		
CLR	IAR1	;	disable EEPROM read if no more read operations are required
CLR	MP1H		
MOV	A, EED	;	move read data to register
MOV	READ_DATA, A		

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

Writing Data to the EEPROM – polling method

MOV	A, EEPROM_ADRES	; user defined address
MOV	EEA, A	
MOV	A, EEPROM_DATA	; user defined data
MOV	EED, A	
MOV	A, 040H	; setup memory pointer MP1L
MOV	MP1L, A	; MP1L points to EEC register
MOV	A, 01H	; setup memory pointer MP1H
MOV	MP1H, A	
CLR	EMI	
SET	IAR1.3	; set WREN bit, enable write operations
SET	IAR1.2	; start Write Cycle - set WR bit - executed immediately
		; after set WREN bit
SET	EMI	
BACK	:	
SZ	IAR1.2	; check for write cycle end
JMP	BACK	
CLR	MP1H	



Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator operations are selected through a combination of configuration options and relevant control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device have the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.


Туре	Name	Frequency	Pins
Internal High Speed RC	HIRC	2/4/8MHz	—
Internal Low Speed RC	LIRC	32kHz	—

Oscillator Types	Oscil	lator	Types
------------------	-------	-------	-------

System Clock Configurations

There are two methods of generating the system clock, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 2/4/8MHz RC oscillator, known as the HIRC. The low speed oscillator is the internal 32kHz RC oscillator, known as the LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.

The frequency of the slow speed or high speed system clock is determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators.



System Clock Configurations



Internal High Speed RC Oscillator – HIRC

The high speed internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of 2MHz, 4MHz and 8MHz, which are selected using a configuration option. The HIRC1~HIRC0 bits in the HIRCC register must also be setup to match the selected configuration option frequency. Setting up these bits is necessary to ensure that the HIRC frequency accuracy specified in the A.C. Characteristics is achieved. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Internal 32kHz Oscillator – LIRC

The internal 32kHz System Oscillator is also a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.


Operating Modes and System Clocks


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency, $f_{\rm H}$, or low frequency, $f_{\rm SUB}$ source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source can be sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2~f_{\rm H}/64$.





Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

HOLTEK

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Modes are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU		Register Se	tting	£	f _H	£	£
Mode	CFU	FHIDEN	FSIDEN	CKS2~CKS0	f _{sys}	Ч	f suв	f _{LIRC}
FAST	On	х	х	000~110	f _H ∼f _H /64	On	On	On
SLOW	On	х	х	111	fsuв	On/Off ⁽¹⁾	On	On
	Off	0	1	000~110	Off	Off	On	On
IDLEU	IDLE0 Off 0		I	111	On	Oli	On	On
IDLE1	Off	1	1	xxx	On	On	On	On
IDLE2	Off	1	0	000~110	On	0.5	0#	0.5
IDLEZ	On		0	111	Off	On	Off	On
SLEEP	Off	0	0	xxx	Off	Off	Off	On ⁽²⁾
	!	1	ļ	ļ		. <u> </u>		

"x": Don't care

- Note: 1. The $f_{\rm H}$ clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.
 - 2. The f_{LIRC} clock will be switched on since the WDT function is always enabled even in the SLEEP mode.



FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source come from the HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit both are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped. However, the f_{LIRC} clock still continues to operate since the WDT function is always enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Registers

The SCC and HIRCC registers are used to control the system clock and the corresponding oscillator configurations.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
HIRCC	_		—		HIRC1	HIRC0	HIRCF	HIRCEN

System Operating Mode Control Register List

SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	_	—	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	—	—	—	R/W	R/W
POR	0	0	0	—	_	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000:	\mathbf{f}_{H}
001:	$f_{\rm H}/2$
010:	$f_{\rm H}/4$
011:	$f_{\rm H}/8$

- $100: f_{\rm H}/16$
- 101: f_H/32
- 110: f_H/64
- 111: f_{sub}

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

- 0: Disable
- 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

- 0: Disable
- 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction. The LIRC oscillator is controlled by this bit together with the WDT function enable control. If this bit is cleared to 0 but the WDT function is enabled, the f_{LIRC} clock will also be enabled.

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time = $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$, where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and t_{SYS} indicates the current system clock period.

HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	HIRC1	HIRC0	HIRCF	HIRCEN
R/W	—	—	—	—	R/W	R/W	R	R/W
POR	_	—	—	—	0	0	0	1

Bit 7~4 Unimplemented, read as "0".

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection

- 00: 2MHz
- 01: 4MHz
- 10: 8MHz
- 11: 2MHz

When the HIRC oscillator is enabled or the HIRC frequency selection is changed by the application program, the clock frequency will automatically be changed after the HIRCF flag is set to 1.


It is recommended that the HIRC frequency selected by these two bits should be the same with the frequency determined by the configuration option to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Bit 1	HIRCF: HIRC oscillator stable flag 0: HIRC unstable 1: HIRC stable
	This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.
Bit 0	HIRCEN: HIRC oscillator enable control 0: Disable 1: Enable

Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.


In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enter the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.



FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode system clock is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.




SLOW Mode to FAST Mode Switching

HOLTEK

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ f_{H} /64.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.

- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set high. The PDF flag is cleared to 0 if the device experiences a system power-up or executs the clear Watchdog Timer instruction.

If the system is woken up by a WDT overflow, a Watchdog Timer Time-out reset will be initiated and the TO flag will be set to 1. The TO flag is set high if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable and reset MCU operation.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

01010/10101: Enable

Others: Reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after a delay time, t_{SRESET} and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: 2 ⁸ /f _{LIRC}
$001: 2^{10}/f_{LIRC}$
010: $2^{12}/f_{LIRC}$
$011: 2^{14}/f_{LIRC}$
$100: 2^{15}/f_{LIRC}$
$101: 2^{16}/f_{LIRC}$
110: $2^{17}/f_{LIRC}$
111: $2^{18}/f_{LIRC}$
haga thraa hita

These three bits determine the division ratio of the watchdog timer source clock, which in turn determines the time-out period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	—	—	LVRF	_	WRF
R/W	—	—	—	—	—	R/W	—	R/W
POR		_		—	_	х		0

"x": unknown

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 Unimplemented, read as "0"

Bit 0 WRF: WDTC register software reset flag 0: Not occurred

1: Occurred

This bit is set to 1 by the WDTC register software reset and cleared to zero by the application program. Note that this bit can be cleared to zero only by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable control and reset control of the Watchdog Timer. The WDT function will be enabled if the WE4~WE0 bits are equal to 01010B or 10101B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.


WE4~WE0 Bits	WDT Function
01010B or 10101B	Enable
Any other values	Reset MCU

Watchdog Timer Enable/Reset Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO high. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set high and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2^{18} division ratio, and a minimum timeout of 8ms for the 2^{8} division ratio.



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Power-on Reset Timing Chart


Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset when the value falls below a certain predefined level.

The LVR function is always enabled in normal operation with a specific LVR voltage V_{LVR} . For the device the V_{LVR} value is fixed at 2.1V. If the supply voltage of the device drop to within a range of

 $0.9V \sim V_{LVR}$ such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVD & LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function.

Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.



Low Voltage Reset Timing Chart

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	LVRF	—	WRF
R/W	—	—	—	—	_	R/W	—	R/W
POR	_	_	—	—	—	х	—	0

"x": unknown


Bit 7~3	Unimplemented, read as "0"
Bit 2	LVRF: LVR function reset flag
	0: Not occur
	1: Occurred
	This bit is set to 1 when an actual Low Voltage Reset situation condition occurs. This
	bit can be cleared to 0 only by the application program.
Bit 1	Unimplemented, read as "0"
Bit 0	WRF: WDTC register software reset flag
	Refer to the Watchdog Timer Control Register section.

IAP Reset

When a specific value of "55H" is written into the FC1 register, a reset signal will be generated to reset the whole device. Refer to the IAP section for more associated details.

Watchdog Time-out Reset during Normal Operation

The Watchdog time-out Reset during normal operation in the FAST or SLOW mode is the same as a Power On reset except that the Watchdog time-out flag TO will be set to "1".




WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.





WDT Time-out Reset during SLEEP or IDLE Timing Chart

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions			
0	0	Power-on reset			
u	u	LVR reset during FAST or SLOW Mode operation			
1	u	WDT time-out reset during FAST or SLOW Mode operation			
1	1	WDT time-out reset during IDLE or SLEEP Mode operation			

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset	
Program Counter	Reset to zero	
Interrupts	All interrupts will be disabled	
WDT, Time Bases	Clear after reset, WDT begins counting	
Timer Modules	Timer Modules will be turned off	
Input/Output Ports	I/O ports will be setup as inputs	
Stack Pointer	Stack Pointer will point to the top of the stack	

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers

Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	uuuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu
ТВНР	xx xxxx	uu uuuu	uu uuuu
STATUS	xx00 xxxx	uu1u uuuu	uu11 uuuu
PBP	0	0	u
IAR2	0000 0000	0000 0000	uuuu uuuu



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
MP2L	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	uuuu uuuu
RSTFC	x - 0	u - u	u - u
SCC	00000	00000	uuuuu
HIRCC	0001	0001	uuuu
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
РВ	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	uuuu uuuu
PC	11 1111	11 1111	uu uuuu
PCC	11 1111	11 1111	uu uuuu
PCPU	00 0000	00 0000	uu uuuu
PD	1111	1111	uuuu
PDC	1111	1111	uuuu
PDPU	0000	0000	uuuu
WDTC	0101 0011	0101 0011	uuuu uuuu
SDSW	-000 0000	-000 0000	-uuu uuuu
SDPGAC0	00 0000	00 0000	uu uuuu
SDPGAC1	0000 0000	0000 0000	uuuu uuuu
SDA0C	-0000	-0000	-uuuu
SDA0VOS	0010 0000	0010 0000	uuuu uuuu
SDA1C	-0000	-0000	-uuuu
SDA1VOS	0010 0000	0010 0000	uuuu uuuu
SADC0	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 0000	0000 0000	uuuu uuuu
SADC2	1 0	1 0	u u
SADOH	xxxx xxxx (ADRFS=0)	xxxx xxxx (ADRFS=0)	uuuu uuuu (ADRFS=0)
	xxxx (ADRFS=1)	xxxx (ADRFS=1)	uuuu (ADRFS=1)
SADOL	xxxx (ADRFS=0)	xxxx (ADRFS=0)	uuuu (ADRFS=0)
	xxxx xxxx (ADRFS=1)	xxxx xxxx (ADRFS=1)	uuuu uuuu (ADRFS=1)
LMSADOH	XXXX XXXX	uuuu uuuu	uuuu uuuu
LMSADOL	x x x x	uuuu	uuuu
PLTSW	001	001	u u u
PLTDACC	000	000	u u u
PLTDA0L	00 0000	00 0000	uu uuuu



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PLTDA1L	00 0000	00 0000	uu uuuu
PLTDA2L	00 0000	00 0000	uu uuuu
PLTC0C	000- 0000	000- 0000	uuu- uuuu
PLTC0VOS	-001 0000	-001 0000	-uuu uuuu
PLTC1C	000- 0000	000- 0000	uuu- uuuu
PLTC1VOS	-001 0000	-001 0000	-uuu uuuu
PLTCHYC	-000 0000	-000 0000	-uuu uuuu
PLTAC	- 0 0 0	- 0 0 0	-uuu
PLTAVOS	0010 0000	0010 0000	uuuu uuuu
EEA	0000 0000	0000 0000	uuuu uuuu
EED	0000 0000	0000 0000	uuuu uuuu
ISGENC	0 0 0	0 0 0	uuu
ISGDATA0	0 0000	0 0000	u uuuu
ISGDATA1	0 0000	0 0000	u uuuu
INTEG	0000	0000	uuuu
INTC0	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	uuuu uuuu
INTC3	-000 -000	-000 -000	-uuu -uuu
MFI0	0000	0000	uuuu
MFI1	0000	0000	uuuu
MFI2	0000	0000	uuuu
MFI3	-000 -000	-000 -000	-uuu -uuu
MFI4	-000 -000	-000 -000	-uuu -uuu
MFI5	0000	0000	uuuu
VBGRC	0	0	u
ORMC	0000 0000	0000 0000	0000 0000
LVDC	00 0000	00 0000	uu uuuu
PSCR	0 0	00	u u
TB0C	0000	0000	uuuu
TB1C	0000	0000	uuuu
SIMC0	111- 0000	111-0000	uuu- uuu0
SIMC1	1000 0001	1000 0001	
SIMD	XXXX XXXX	XXXX XXXX	
SIMA	0000 0000	0000 0000	
SIMC2	0000 0000	0000 0000	
SIMTOC	0000 0000	0000 0000	
U0SR	0000 1011	0000 1011	
U0CR1	0000 00x0	0000 00x0	
U0CR2	0000 0000	0000 0000	
U0CR3	0	0	u
TXR RXR0	×××× ××××	xxxx xxxx	



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
BRG0	XXXX XXXX	XXXX XXXX	uuuu uuuu
STM0C0	0000 0000	0000 0000	uuuu uuuu
STM0C1	0000 0000	0000 0000	uuuu uuuu
STMODL	0000 0000	0000 0000	uuuu uuuu
STM0DH	00	00	u u
STM0AL	0000 0000	0000 0000	uuuu uuuu
STM0AH	00	00	u u
PTM0C0	0000 0	0000 0	uuuu u
PTM0C1	0000 0000	0000 0000	uuuu uuuu
PTM0C2	000	000	u u u
PTM0DL	0000 0000	0000 0000	uuuu uuuu
PTM0DH	00	00	u u
PTM0AL	0000 0000	0000 0000	uuuu uuuu
PTM0AH	00	00	u u
PTM0BL	0000 0000	0000 0000	uuuu uuuu
PTM0BH	00	00	u u
PTM0RPL	0000 0000	0000 0000	uuuu uuuu
PTM0RPH	00	00	u u
DAH	0000 0000	0000 0000	uuuu uuuu
DAL	0000 0000	0000 0000	uuuu uuuu
DACC	0	0	u
FC0	0000 0000	0000 0000	uuuu uuuu
FC1	0000 0000	0000 0000	uuuu uuuu
FC2	0	0	u
FARL	0000 0000	0000 0000	uuuu uuuu
FARH	00 0000	00 0000	uu uuuu
FD0L	0000 0000	0000 0000	uuuu uuuu
FD0H	0000 0000	0000 0000	uuuu uuuu
FD1L	0000 0000	0000 0000	uuuu uuuu
FD1H	0000 0000	0000 0000	uuuu uuuu
FD2L	0000 0000	0000 0000	uuuu uuuu
FD2H	0000 0000	0000 0000	uuuu uuuu
FD3L	0000 0000	0000 0000	uuuu uuuu
FD3H	0000 0000	0000 0000	uuuu uuuu
STM1C0	0000 0000	0000 0000	uuuu uuuu
STM1C1	0000 0000	0000 0000	uuuu uuuu
STM1DL	0000 0000	0000 0000	uuuu uuuu
STM1DH	00	00	u u
STM1AL	0000 0000	0000 0000	uuuu uuuu
STM1AH	00	0 0	u u
PTM1C0	0000 0	0000 0	uuuu u
PTM1C1	0000 0000	0000 0000	uuuu uuuu



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PTM1DL	0000 0000	0000 0000	uuuu uuuu
PTM1DH	00	00	u u
PTM1AL	0000 0000	0000 0000	uuuu uuuu
PTM1AH	00	00	u u
PTM1RPL	0000 0000	0000 0000	uuuu uuuu
PTM1RPH	00	00	u u
PTM2C0	0000 0	0000 0	uuuu u
PTM2C1	0000 0000	0000 0000	uuuu uuuu
PTM2DL	0000 0000	0000 0000	uuuu uuuu
PTM2DH	00	00	u u
PTM2AL	0000 0000	0000 0000	uuuu uuuu
PTM2AH	00	00	u u
PTM2RPL	0000 0000	0000 0000	uuuu uuuu
PTM2RPH	00	00	u u
SLEDC0	0000 0000	0000 0000	uuuu uuuu
SLEDC1	00 0000	00 0000	uu uuuu
PMPS0	0000 0000	0000 0000	uuuu uuuu
PMPS1	00 0000	00 0000	uu uuuu
U1SR	0000 1011	0000 1011	uuuu uuuu
U1CR1	0000 00x0	0000 00x0	uuuu uuuu
U1CR2	0000 0000	0000 0000	uuuu uuuu
U1CR3	0	0	u
TXR_RXR1	XXXX XXXX	x x x x x x x x x x	uuuu uuuu
BRG1	XXXX XXXX	x x x x x x x x x x	uuuu uuuu
EEC	0000	0000	uuuu
PAS0	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	uuuu uuuu
PCS0	0000 0000	0000 0000	uuuu uuuu
PCS1	0000	0000	uuuu
PDS0	0000 0000	0000 0000	uuuu uuuu
IFS0	0000 0000	0000 0000	uuuu uuuu
IFS1	00 0000	00 0000	uu uuuu

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented

Input/Output Ports

HOLTEK

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provide bidirectional input/output lines labeled with port names PA~PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	—	—	PC5	PC4	PC3	PC2	PC1	PC0
PCC	—	—	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	—	_	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	_	_	_	_	PD3	PD2	PD1	PD0
PDC	_	_	—	—	PDC3	PDC2	PDC1	PDC0
PDPU			_		PDPU3	PDPU2	PDPU1	PDPU0

I/O Logic Function Register List

Note: The unbonded lines, which are PB5, PD0, PD2~PD3, are also controlled by the corresponding bits in the registers. They should be properly configured to avoid the current consumption resulting from an input floating condition. Refer to the "Standby Current Considerations" section.

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers PAPU~PDPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

-": Unimplemented, read as "0"



PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A, B, C and D. However, the actual available bits for each I/O Port may be different.

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control 0: Disable

1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PDC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B, C and D. However, the actual available bits for each I/O Port may be different.

I/O Port Power Source Control

This device supports different I/O port power source selections for PA0, PA2, PA3, PA6, PA7, PC4 and PC5 pins. The port power can come from the power pin VDD or VDDIO, which is determined using the corresponding bit fields in the PMPS0~PMPS1 registers. The VDDIO power pin function should first be selected using the corresponding pin-shared function selection bits if the port power is supposed to come from the VDDIO pin. An important point to know is that the input power voltage on the VDDIO pin should be equal to or less than the device supply power voltage V_{DD} when the VDDIO pin is selected as the port power supply pin. Note that the multi-power function is only available when the pin function is selected as digital input or output function.

PMPS0 Register

Bit	7	6	5	4	3	2	1	0			
Name	PMPS07	PMPS06	PMPS05	PMPS04	PMPS03	PMPS02	PMPS01	PMPS00			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7~6	PMPS0 0x: V _D 1x: V _D	-	6: PA6 pin p	oower suppl	y selection						
Bit 5~4	PMPS05~PMPS04: PA3 pin power supply selection 0x: V _{DD} 1x: V _{DDI0}										
Bit 3~2	PMPS0 0x: V _D 1x: V _D	-	2: PA2 pin p	oower supp	y selection						
Bit 1~0 PMPS01~PMPS00: PA0 pin power supply selection 0x: V _{DD} 1x: V _{DDIO}											
PMPS1 Register											
								-			

Bit	7	6	5	4	3	2	1	0
Name	—	—	PMPS15	PMPS14	PMPS13	PMPS12	PMPS11	PMPS10
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 PMPS15~PMPS14: PC5 pin power supply selection 0x: V_{DD} 1x: V_{DDI0}



Bit 3~2 **PMPS13~PMPS12**: PC4 pin power supply selection

0x:	V_{DD}
1x:	V _{DDIO}

Bit 1~0 **PMPS11~PMPS10**: PA7 pin power supply selection

0x: V_{DD}

1x: V_{DDIO}

If the PB4 pin is switched to the VDDIO function, and the PMPS07~PMPS00 and PMPS15~PMPS10 bits are set to "1x", the VDDIO pin input voltage can be used for PA0, PA2, PA3, PA6, PA7, PC4, PC5 pin power.

I/O Port Source Current Control

Each pin in this device can be configured with different output source current which is selected by the corresponding source current selection bits. These source current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to obtain the exact value for different applications.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00			
SLEDC1			SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10			

Source Current Selection Register List

SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SLEDC07~SLEDC06: PB7~PB6, PB4 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)

Bit 5~4 SLEDC05~SLEDC04: PB3~PB0 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)

Bit 3~2 SLEDC03~SLEDC02: PA7~PA4 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)

Bit 1~0 SLEDC01~SLEDC00: PA3~PA0 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)

Bit	7	6	5	4	3	2	1	0			
Name	—	_	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10			
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W			
POR	—	<u> </u>									
Bit 7~6	Unimple	Unimplemented, read as "0"									
Bit 5~4	00: So 01: So 10: So	urce curren urce curren urce curren	t=Level 0 (t=Level 1	. ,	nt selection						
Bit 3~2	00: So 01: So 10: So	urce curren urce curren urce curren	t=Level 0 (t=Level 1	. ,	current sele	ection					
Bit 1~0	00: So 01: So 10: So	urce curren urce curren urce curren	t=Level 0 (t=Level 1	. ,	current sele	ection					

SLEDC1 Register

Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFSn, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCKn, xTPnI, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register				Bit				
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	—	—	—	—	PCS13	PCS12	PCS11	PCS10
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
IFS0	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00
IFS1	_		IFS15	IFS14	IFS13	IFS12	IFS11	IFS10

Pin-shared Function Selection Register List

PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-shared function selection 00: PA3/INT0/STP1I 01: SDO

10:	1X0
11:	AN3

Bit 5~4 PAS05~PAS04: PA2 Pin-shared function selection 00: PA2 01: SDI/SDA 10: RX0/TX0 11: PTP2B

Bit 3~2 **PAS03~PAS02**: PA1 Pin-shared function selection 00: PA1/INT1

00: PA1/IN
$01: \overline{\text{SCS}}$
10: A1O
11: A1PI

Bit 1~0 PAS01~PAS00: PA0 Pin-shared function selection

00: PA0 01: SCL/SCK 10:PTP1B 11: PA0

PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 Pin-shared function selection 00: PA7/STP0I/PTP0I

^{01:} SCK/SCL 10: AN1 11: VREF



Bit 5~4	PAS15~PAS14: PA6 Pin-shared function selection 00: PA6 01: PTP0 10: SDI/SDA 11: RX0/TX0
Bit 3~2	PAS13~PAS12: PA5 Pin-shared function selection 00: PA5/STCK0 01: STP1B 10: A1O 11: PA5/STCK0
Bit 1~0	PAS11~PAS10: PA4 Pin-shared function selection 00: PA4/PTCK0 01: STP0B 10: AN0 11: A0O

PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PBS07~PBS06: PB3 Pin-shared function selection 00: PB3 01: PLRX 10: SDI/SDA 11: RX0/TX0
Bit 5~4	 PBS05~PBS04: PB2 Pin-shared function selection 00: PB2 01: PLIS 10: SCK/SCL 11: DACO When these bits are set to "10", the PB2 pin can be used as the SPI serical clock input
Bit 3~2	 for both MCU and RF. PBS03~PBS02: PB1 Pin-shared function selection 00: PB1 01: PLTX 10: SDO 11: TX0 As the RF SDIO pin function is also pin-shared with PB1, when the RF SDIO pin function is used, either as SPI serial data input or output, the PBS0[3:2] bits should be properly configured to avoid signal confliction between the MCU and RF.
Bit 1~0	PBS01~PBS00: PB0 Pin-shared function selection 00: PB0/INT0 01: STP0 10: A0PB

11: DACO



PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
POK 0								
Bit 3~2	PBS13~	PBS12 : Th	is bit field 1	nust be fixe	ed at "00" a	nd cannot b	be changed	
Bit 1~0	Bit 1~0 PBS11~PBS10: PB4 Pin-shared function selection							

PBS11~PBS1 00: PB4 01: SCS 10: AN2 11: VDDIO

PCS0 Register

	JISTEI							
Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	PCS07~PCS06: PC3 Pin-shared function selection 00: PC3 01: SCK/SCL 10: TX1 11: PC3							
Bit 5~4	 PC3 PCS05~PCS04: PC2 Pin-shared function selection 00: PC2 01: SDI/SDA 10: RX1/TX1 11: PC2 							
Bit 3~2	PCS03~PCS02: PC1 Pin-shared function selection 00: PC1 01: TX0 10: SDO 11: PC1							
Bit 1~0	PCS01~PCS00: PC0 Pin-shared function selection 00: PC0 01: RX0/TX0 10: AN7 11: PC0							

PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	PCS13	PCS12	PCS11	PCS10
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	_	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 PCS13~PCS12: PC5 Pin-shared function selection

00:	PC5

0	1:	SI	P]

1	0:	S.	IP0
1	1:	TZ	X1

- PCS11~PCS10: PC4 Pin-shared function selection
- 00: PC4/STCK1
- 01: PTP0B 10: RX1/TX1
- 11: PC4/STCK1

PDS0 Register

Bit 1~0

Bit	7	6	5	4	3	2	1	0
Name	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PDS07~PDS06: This bit field must be fixed at "00" and cannot be changed

Bit 5~4 PDS05~PDS04: This bit field must be fixed at "00" and cannot be changed

Bit 3~2 PDS03~PDS02: PD1 Pin-shared function selection

- 00: PD1/PTP1I
- 01: AN8
- 10: PTP2

11: Reserved, cannot be used

Bit 1~0 PDS01~PDS00: This bit field must be fixed at "00" and cannot be changed

IFS0 Register

Bit	7	6	5	4	3	2	1	0
Name	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 IFS07~IFS06: PTP0I input source selection

00: CXCAP
01: PA7
10: CXCAP
11: CXCAP

Note: the CXCAP signal is from the Power Line Transceiver Comparator output signal, refer to "Power Line Transceiver – PLT" section for details.

Bit 5~4 IFS05~IFS04: SCS input source pin selection

- 00: PB4
- 01: PB7
- 10: PA1
- 11: PB4



Bit 3~2 IFS03~IFS02: SCK/SCL input source pin selection

- 01: PA0
- 10: PA7
- 11: PC3
- Note: If the SPI Master mode is selected, when the SIMEN bit is set high, the PA0, PA7, PB2 and PC3 pins all can be used as the SCK pin function ignoring the IFS0[3:2] bit settings.

Bit 1~0 IFS01~IFS00: SDI/SDA input source pin selection

- 00: PB3
- 01: PA2
- 10: PA6
- 11: PC2

IFS1 Register


Bit	7	6	5	4	3	2	1	0
Name	—	_	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit /~0	Ommplemented, lead as 0
Bit 5~4	IFS15~IFS14: RX1/TX1 input source pin selection 00: PC4 01: PC2 10: PC4 11: PC4
Bit 3~2	IFS13~IFS12 : INT0 input source pin selection 00: PB0 01: PA3 10: PB0 11: PB0
Bit 1~0	IFS11~IFS10 : RX0/TX0 input source pin selection 00: PB3 01: PA2 10: PA6 11: PC0
I/O Pin Structure	es

The accompanying diagram illustrates the internal structures of the I/O logic function. As the exact logical construction of the I/O pin will differ from this diagram, it is supplied as a guide only to assist with the functional understanding of the logic function I/O pins. The wide range of pin-shared structures does not permit all types to be shown.





Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Standard and Periodic Type TM sections.

Introduction

The device contains five TMs and each individual TM can be categorised as a certain type, namely Standard Type TM and Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Standard and Periodic TMs will be described in this section. The detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

Function	STM	РТМ
Timer/Counter	√	\checkmark
Input Capture	√	\checkmark
Compare Match Output	√	√
PWM Output	√	√
Single Pulse Output	√	√
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

TM Function Summary

TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTnCK2~xTnCK0 bits in the xTMn control registers, where "x" stands for S or P type TM and "n" stands for the specific TM serial number. The clock source can be a ratio of the system clock f_{SYS} or the internal high clock f_{H} , the f_{SUB} clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.



TM Interrupts

The Standard and Periodic type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.


TM External Pins

Each of the TMs, irrespective of what type, has two TM input pins, with the label xTCKn and xTPnI respectively. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The xTCKn pin is also used as the external trigger input pin in single pulse output mode.


The other xTMn input pin, xTPnI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the xTnIO1~xTnIO0 bits in the xTMnC1 register. There is another capture input, PTCKn, for PTMn capture input mode, which can be used as the external trigger input source.

The TMs each have two output pins, xTPn and xTPnB. The xTPnB pin outputs the inverted signal of the xTPn. The TM output pins can be selected using the corresponding pin-shared function selection bits described in the Pin-shared Function section. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTPn and xTPnB output pin are also the pins where the TM generates the PWM output waveform.

As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be setup using the relevant pin-shared function selection bits described in the Pin-shared Function section. The details of the pin-shared function selection are described in the pin-shared function section.




TM External Pins



STMn Function Pin Block Diagram (n=0~1)






PTMn Function Pin Block Diagram(n=0~2)

Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA, CCRP and PTM0 CCRB registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA, CCRP and CCRB registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA, CCRP and CCRB low byte registers, named xTMnAL, PTMnRPL, PTMnBL, using the following access procedures. Accessing the CCRA, CCRB or CCRP low byte register without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- Writing Data to CCRA, CCRB or CCRP
 - Step 1. Write data to Low Byte xTMnAL, PTMnBL or PTMnRPL

 Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte xTMnAH, PTMnBH or PTMnRPH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers, CCRA, CCRB or CCRP
 - Step 1. Read data from the High Byte xTMnDH, xTMnAH, PTMnBH or PTMnRPH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.




Step 2. Read data from the Low Byte xTMnDL, xTMnAL, PTMnBL or PTMnRPL

 This step reads data from the 8-bit buffer.

Standard Type TM – STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with two external input pins and can drive two external output pins.



Note: 1. The STPnB is the inverted output of the STPn.

The STMn external pins are pin-shared with other functions and can input or output on different pins, so before using the STMn function, the pin-shared function registers must be set properly.
 Standard Type TM Block Diagram (n=0~1)

Standard TM Operation

The size of Standard TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 3-bit wide whose value is compared with the highest 3 bits in the counter while the CCRA is 10 bits and therefore compares all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the STnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STMn interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the 3-bit CCRP value.



Register	Bit										
Name	7	6	5	4	3	2	1	0			
STMnC0	STnPAU	STnCK2	STnCK1	STnCK0	STnON	STnRP2	STnRP1	STnRP0			
STMnC1	STnM1	STnM0	STnIO1	STnIO0	STnOC	STnPOL	STnDPX	STnCCLR			
STMnDL	D7	D6	D5	D4	D3	D2	D1	D0			
STMnDH	—	—	_	_	_	—	D9	D8			
STMnAL	D7	D6	D5	D4	D3	D2	D1	D0			
STMnAH	_	_		—	—	—	D9	D8			

10-bit Standard TM Register List (n=0~1)

STMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STnPAU	STnCK2	STnCK1	STnCK0	STnON	STnRP2	STnRP1	STnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

STPnAU: STMn Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 STnCK2~STnCK0: Select STMn Counter Clock

- 000: $f_{\rm SYS}\!/\!4$
- 001: f_{sys}
- 010: f_H/16
- 011: f_H/64
- 100: fsub
- 101: f_{sub}
- 110: STCKn rising edge clock
- 111: STCKn falling edge clock

These three bits are used to select the clock source for the STMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3

- STnON: STMn Counter On/Off Control
 - 0: Off

1: On

This bit controls the overall on/off function of the STMn. Setting the bit high enables the counter to run while clearing the bit disables the STMn. Clearing this bit to zero will stop the counter from counting and turn off the STMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STMn is in the Compare Match Output Mode then the STMn output pin will be reset to its initial condition, as specified by the STnOC bit, when the STnON bit changes from low to high. Bit 2~0

- **STnRP2~STnRP0**: STMn CCRP 3-bit register, compared with the STMn counter bit 9~ bit 7
- Comparator P Match Period= 000: 1024 STMn clocks 001: 128 STMn clocks 010: 256 STMn clocks 011: 384 STMn clocks 100: 512 STMn clocks 101: 640 STMn clocks 110: 768 STMn clocks 111: 896 STMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the STnCCLR bit is set to zero. Setting the STnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

STMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STnM1	STnM0	STnIO1	STnIO0	STnOC	STnPOL	STnDPX	STnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 STnM1~STnM0: Select STMn Operating Mode

- 00: Compare Match Output Mode
- 01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STMn. To ensure reliable operation the STMn should be switched off before any changes are made to the STnM1 and STnM0 bits. In the Timer/Counter Mode, the STMn output pin state is undefined.

Bit 5~4 STnIO1~STnIO0: Select STMn External Pins Function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode/Single Pulse Output Mode
 - 00: PWM output inactive state
 - 01: PWM output active state
 - 10: PWM output
- 11: Single Pulse Output
- Capture Input Mode
 - 00: Input capture at rising edge of STPnI
 - 01: Input capture at falling edge of STPnI
 - 10: Input capture at both rising and falling edges of STPnI
 - 11: Input capture disabled
- Timer/Counter Mode
- Unused

These two bits are used to determine how the STMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STMn is running.

In the Compare Match Output Mode, the STnIO1 and STnIO0 bits determine how the STMn output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STMn output pin should be setup using the STnOC bit in the STMnC1 register. Note that the output level requested by the STnIO1 and STnIO0 bits must be different from the initial value setup using the STnOC bit otherwise no change will occur on the STMn output pin when a compare match occurs. After the STMn output pin changes state, it can be reset to its initial level by changing the level of the STnON bit from low to high. In the PWM Output Mode, the STnIO1 and STnIO0 bits determine how the STMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STnIO1 and STnIO0 bits only after the STMn has been switched off. Unpredictable PWM outputs will occur if the STnIO1 and STnIO0 bits are changed when the STMn is running. Bit 3 STnOC: STPn Output Control Compare Match Output Mode 0: Initial low 1: Initial high PWM Output Mode/Single Pulse Output Mode 0: Active low 1: Active high This is the output control bit for the STMn output. Its operation depends upon whether STMn is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the STMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the STMn output pin before a compare match occurs. In the PWM Output Mode/Single Pulse Output Mode it determines if the PWM signal is active high or active low. Bit 2 STPnOL: STPn Output Polarity Control 0: Non-inverted 1: Inverted This bit controls the polarity of the STPn output. When the bit is set high the STMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the STMn is in the Timer/Counter Mode. Bit 1 STnDPX: STMn PWM Duty/Period Control 0: CCRP - period; CCRA - duty 1: CCRP - duty; CCRA - period This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform. Bit 0 STnCCLR: STMn Counter Clear Condition Selection 0: Comparator P match 1: Comparator A match This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STnCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

STMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STMn Counter Low Byte Register bit 7~bit 0 STMn 10-bit Counter bit 7~bit 0

STMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	—	—	—	D9	D8
R/W	—	—	—	_	—	—	R	R
POR	_			—	—		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STMn Counter High Byte Register bit 1~bit 0 STMn 10-bit Counter bit 9~bit 8

STMnAL Register

E	Bit	7	6	5	4	3	2	1	0
Na	ame	D7	D6	D5	D4	D3	D2	D1	D0
R	/W	R/W							
P	OR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STMn CCRA Low Byte Register bit 7~bit 0 STMn 10-bit CCRA bit 7~bit 0

STMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	_	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	_	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 D9~D8: STMn CCRA High Byte Register bit 1~bit 0 STMn 10-bit CCRA bit 9~bit 8



Standard Type TM Operation Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STnM1 and STnM0 bits in the STMnC1 register.

Compare Match Output Mode


To select this mode, bits STnM1 and STnM0 in the STMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMnAF and STMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STnCCLR bit in the STMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STnCCLR is high no STMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the STMnAF interrupt request flag will not be generated.


As the name of the mode suggests, after a comparison is made, the STMn output pin, will change state. The STMn output pin condition however only changes state when a STMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STMn output pin. The way in which the STMn output pin changes state are determined by the condition of the STnIO1 and STnIO0 bits in the STMnC1 register. The STMn output pin can be selected using the STnIO1 and STnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STMn output pin, which is setup after the STnON bit changes from low to high, is setup using the STnIO2 bits. Note that if the STnIO1 and STnIO0 bits are zero then no pin change will take place.





Compare Match Output Mode – STnCCLR=0 (n=0~1)

- Note: 1. With STnCCLR=0 a Comparator P match will clear the counter
 - 2. The STMn output pin is controlled only by the STMnAF flag
 - 3. The output pin is reset to itsinitial state by a STnON bit rising edge



Note: 1. With STnCCLR=1 a Comparator A match will clear the counter

- 2. The STMn output pin is controlled only by the STMnAF flag
- 3. The output pin is reset to its initial state by a STnON bit rising edge
- 4. A STMnPF flag is not generated when STnCCLR=1

Timer/Counter Mode

HOLTEK

To select this mode, bits STnM1 and STnM0 in the STMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits STnM1 and STnM0 in the STMnC1 register should be set to 10 respectively and also the STnIO1 and STnIO0 bits should be set to 10 respectively. The PWM function within the STMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output mode, the STnCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STnDPX bit in the STMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STnOC bit in the STMnC1 register is used to select the required polarity of the PWM waveform while the two STnIO1 and STnIO0 bits are used to enable the PWM output or to force the STMn output pin to a fixed high or low level. The STnPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit STMn, PWM Output Mode, Edge-aligned Mode, STnDPX=0

CCRP	1~7	0	
Period	CCRP×128	1024	
Duty	CC	RA	

If fsys=4MHz, TM clock source is fsys/4, CCRP=4 and CCRA=128,


The STMn PWM output frequency= $(f_{SYS}/4)/(4 \times 128) = f_{SYS}/2048 = 2kHz$, duty=128/(4×128)=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

• 10-bit STMn, PWM Output Mode, Edge-aligned Mode, STnDPX=1

CCRP	1~7	0	
Period	CCRA		
Duty	CCRP×128	1024	

The PWM output period is determined by the CCRA register value together with the STMn clock while the PWM duty cycle is defined by the CCRP register value.




Note: 1. Here STnDPX=0 - Counter cleared by CCRP

2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when STnIO[1:0]=00 or 01

4. The STnCCLR bit has no influence on PWM operation





Note: 1. Here STnDPX=1 - Counter cleared by CCRA

2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when STnIO[1:0]=00 or 01
- 4. The STnCCLR bit has no influence on PWM operation


HOLTEK

Single Pulse Output Mode

To select this mode, bits STnM1 and STnM0 in the STMnC1 register should be set to 10 respectively and also the STnIO1 and STnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STMn output pin.


The trigger for the pulse output leading edge is a low to high transition of the STnON bit, which can be implemented using the application program. However in the Single Pulse Mode, the STnON bit can also be made to automatically change from low to high using the external STCKn pin, which will in turn initiate the Single Pulse output. When the STnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the STnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STMn interrupt. The counter can only be reset back to zero when the STnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The STnCCLR and STnDPX bits are not used in this Mode.



Single Pulse Generation





Single Pulse Mode (n=0~1)

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse triggered by the STCKn pin or by setting the STnON bit high
- 4. A STnCK pin active edge will automatically set the STnON bit high.
- 5. In the Single Pulse Mode, STnIO[1:0] must be set to "11" and can not be changed.




Capture Input Mode

To select this mode bits STnM1 and STnM0 in the STMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the STPnI pin, whose active edge can be a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STnIO1 and STnIO0 bits in the STMnC1 register. The counter is started when the STnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPnI pin the present value in the counter will be latched into the CCRA registers and a STMn interrupt generated. Irrespective of what events occur on the STPnI pin the counter will continue to free run until the STnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STMn interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STnIO1 and STnIO0 bits can select the active trigger edge on the STnPI pin to be a rising edge, falling edge or both edge types. If the STnIO1 and STnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPnI pin, however it must be noted that the counter will continue to run. The STnCCLR and STnDPX bits are not used in this Mode.






Capture Input Mode (n=0~1)

Note: 1. STnM[1:0]=01 and active edge set by the STnIO[1:0] bits

- 2. A STMn Capture input pin active edge transfers the counter value to CCRA
- 3. STnCCLR bit not used
- 4. No output function STnOC and STnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.


Periodic Type TM – PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can be controlled with external input pins and can drive some external output pins.



- Note: 1. The CXCAP is the PowerLine Transceiver comparator output signal.
 - 2. The PTMn PTPnI signal can be from the external PTPnI pin input or from the internal CXCAP signal, which is selected using the IFS0[7:6] bits.
 - 3. If the PTMn external pins will be used and as these pins are pin-shared with other functions, before using the PTMn function, the pin-shared function registers should be set properly.

Periodic Type TM Block Diagram (n=0)



- Note: 1. If the PTMn external pins will be used and as these pins are pin-shared with other functions, before using the PTMn function, the pin-shared function registers should be set properly.
 - 2. The PTP2I pin is unbonded to the external package.



Periodic TM Operation

HOLTEK

The Periodic Type TM core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRA and CCRP comparators are 10-bit wide whose value is respectively compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes and can be driven by different clock sources including two input pins and also control more than one output pins. All operating setup conditions are selected using relevant internal registers.

Periodic Type TM Register Description

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal 10-bit counter value, while three read/write register pairs exist to store the internal 10-bit CCRA value, CCRP value and CCRB value. The remaining three registers are control registers which setup the different operating and control modes.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
PTMnC2*	—	_	—		—	PTnTCLR1	PTnTCLR0	PTnVLF
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnDH	_	_	_		—	—	D9	D8
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnAH	—	_	—	_	—	—	D9	D8
PTMnBL*	D7	D6	D5	D4	D3	D2	D1	D0
PTMnBH*		_	—	_	—	_	D9	D8
PTMnRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnRPH	_				_	—	D9	D8

*: The Registers with * symbol are only available for PTM0.

PTMnC0 Register

ſ	Bit	7	6	5	4	3	2	1	0
	Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	—	—	—
	R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
	POR	0	0	0	0	0	—	_	—

Bit 7 PTnPAU: PTMn Counter Pause Control

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

¹⁰⁻bit Periodic TM Register List (n=0~2)

^{0:} Run

^{1:} Pause



Bit 6~4

PTnCK2~PTnCK0: Select PTMn Counter clock

000: f _{SYS} /4
001: f _{SYS}
010: f _H /16
011: f _H /64
100: f _{sub}
101: f _{sub}
110: PTCKn rising edge clock
111: PTCKn falling edge clock

The 110 and 111 options cannot be used for the PTM1 and PTM2.

These three bits are used to select the clock source for the PTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 PTnON: PTMn Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run, clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTMn is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTMn output pin will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

PTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PTnM1~PTnM0: Select PTMn Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

- 10: PWM Output Mode or Single Pulse Output Mode
- 11: Timer/Counter Mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin state is undefined. It is noted that there is no Capture Input Mode for the PTM2.

Bit 5~4 PTnIO1~PTnIO0: Select PTMn External Pins Function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output

PWM Output Mode/Single Pulse Output Mode

- 00: PWM output inactive state
- 01: PWM output active state
- 10: PWM output
- 11: Single pulse output

Capture Input Mode (n=0)

PTnTCLR[1:0]=00B:

- 00: Input capture at rising edge of PTPnI or PTCKn, and the counter value will be latched into CCRA
- 01: Input capture at falling edge of PTPnI or PTCKn, and the counter value will be latched into CCRA
- 10: Input capture at both falling and rising edges of PTPnI or PTCKn, and the counter value will be latched into CCRA
- 11: Input capture disabled
- PTnTCLR[1:0]=01B,10B or 11B:
 - 00: Input capture at rising edge of PTPnI or PTCKn, and the counter value will be latched into CCRB
 - 01: Input capture at falling edge of PTPnI or PTCKn, and the counter value will be latched into CCRA
 - 10: Input capture at both falling and rising edges of PTPnI or PTCKn, and the counter value will be latched into CCRA at falling edge or CCRB at rising edge11: Input capture disabled

Capture Input Mode (n=1)

- 00: Input capture at rising edge of PTPnI
- 01: Input capture at falling edge of PTPnI
- 10: Input capture at rising/falling edge of PTPnI
- 11: Input capture disabled
- Timer/Counter Mode

Unused

These two bits are used to determine how the PTMn functions when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn noutput when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits only after the PTMn has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.

Bit 3

PTnOC: PTMn PTPn Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the PTMn output. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Output Mode/ Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output when the PTnON bit changes from low to high.



Bit 2	PTnPOL: PTMn PTPn Output polarity Control
	0: Non-invert
	1: Invert
	This bit controls the polarity of the PTPn output. When the bit is set high the PTMn output will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.
Bit 1	PTnCAPTS: PTMn Capture Trigger Source Selection
	 n=0 0: From PTPnI input signal (can be from the external PTPnI pin input or from the internal CXCAP signal, which is selected using the IFS0[7:6] bits) 1: From PTCKn input
	n=1 0: From PTPnI input signal 1: Reserved, cannot be used
Bit 0	PTnCCLR: Select PTMn Counter clear condition 0: PTMn Comparator P match 1: PTMn Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Output Mode, Single Pulse Output Mode or Capture Input Mode.

• PTMnC2 Register (n=0 only)

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	PTnTCLR1	PTnTCLR0	PTnVLF
R/W	—	—	—	—	—	R/W	R/W	R
POR		_	—	—	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~1 **PTnTCLR1~PTnTCLR0**: Select PTMn Counter clear condition in capture input mode only

- 00: Comparator P match
- 01: Comparator P match or PTCKn/PTPnI rising edge
- 10: Comparator P match or PTCKn/PTPnI falling edge
- 11: Comparator P match or PTCKn/PTPnI dual edges

Note that these bits selection can be available only when the PTMn operates in the Capture Input Mode.

PTnVLF: PTMn counter value latch edge flag

0: Falling edge trigger the counter value latch

1: Rising edge trigger the counter value latch

When the PTnTCLR1~PTnTCLR0 bits equal to 00B, ignore this flag status.

PTMnDL Register

Bit 0

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn Counter Low Byte Register bit 7~bit 0 PTMn 10-bit Counter bit 7~bit 0

PTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	—	D9	D8
R/W	_	—	—	—	—	—	R	R
POR	_	_		_	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn Counter High Byte Register bit 1~bit 0 PTMn 10-bit Counter bit 9~bit 8

PTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn CCRA Low Byte Register bit 7~bit 0 PTMn 10-bit CCRA bit 7~bit 0

PTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	D9	D8
R/W	_	—	—	—	—	—	R/W	R/W
POR	_			—			0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 D9~D8: PTMn CCRA High Byte Register bit 1~bit 0 PTMn 10-bit CCRA bit 9~bit 8

• PTMnBL Register (n=0 only)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn CCRB Low Byte Register bit 7~bit 0 PTMn 10-bit CCRB bit 7~bit 0

• PTMnBH Register (n=0 only)

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	_	—	—	—	—	—	R/W	R/W
POR	_		_	_			0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 D9~D8: PTMn CCRB High Byte Register bit 1~bit 0 PTMn 10-bit CCRB bit 9~bit 8



PTMnRPL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn CCRP Low Byte Register bit 7~bit 0 PTMn 10-bit CCRP bit 7~bit 0

PTMnRPH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	D9	D8
R/W	—	_	_	_	_	_	R/W	R/W
POR	_	_	_		_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 D9~D8: PTMn CCRP High Byte Register bit 1~bit 0 PTMn 10-bit CCRP bit 9~bit 8

Periodic Type TM Operating Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.

Compare Match Output Mode


To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to zero.

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 3FF Hex value, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTMn output will change state. The PTMn output condition however only changes state when a PTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output. The way in which the PTMn output changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output, which is setup after the PTnON bit changes from low to high, is setup using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no output change will take place.






Compare Match Output Mode – PTnCCLR=0 (n=0~2)

Note: 1. With PTnCCLR=0 a Comparator P match will clear the counter

2. The PTMn output is controlled only by the PTMnAF flag

3. The output is reset to its initial state by a PTnON bit rising edge



Compare Match Output Mode - PTnCCLR=1 (n=0~2)

Note: 1. With PTnCCLR=1 a Comparator A match will clear the counter

2. The PTMn output is controlled only by the PTMnAF flag

3. The output is reset to its initial state by a PTnON bit rising edge

4. A PTMnPF flag is not generated when PTnCCLR=1

Timer/Counter Mode

HOLTEK

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTMn output pins are not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTMn output pins are not used in this mode, the pins can be used as normal I/O pins or other pin-shared function.

PWM Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, the CCRP is used to clear the internal counter and thus control the PWM waveform frequency, while the CCRA is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.


10-bit PTMn, PWM Output Mode, Edge-aligned Mode

CCRP	1~1023	0			
Period	1~1023	1024			
Duty	CCRA				

If f_{SYS} =8MHz, PTMn clock source select $f_{SYS}/4$, CCRP=512 and CCRA=128,

The PTMn PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=4kHz$, duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.



Note: 1. Counter cleared by CCRP

2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01

4. The PTnCCLR bit has no influence on PWM operation


Single Pulse Output Mode

HOLTEK

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. However, in the Single Pulse Mode, the PTnON bit can also be made to automatically change from low to high using the external PTCKn pin, which will in turn initiate the Single Pulse output. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However, a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTnCCLR bit is not used in this Mode.



Note: As the PTCKn (n=1~2) pin is unbonded to the external package, when the PTM1/PTM2 Single Pulse Output mode is used, the pulse output leading edge is a low to high transition of the PTnON bit, which can only be implemented using the application program.





Single Pulse Output Mode (n=0~2)

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse is triggered by the PTCKn pin or by setting the PTnON bit high
- 4. A PTCKn pin active edge will automatically set the PTnON bit high
- 5. In the Single Pulse Mode, PTnIO[1:0] must be set to "11" and cannot be changed.

Capture Input Mode (n=0)

HOLTEK


To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external or internal signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external or internal signal is supplied on the PTPnI or PTCKn pin which is selected using the PTnCAPTS bit in the PTMnC1 register. While the PTPnI signal can be from the external PTPnI pin input or from the internal CXCAP signal, which is selected using the IFS0[7:6] bits in the IFS0 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.

The PTnIO1 and PTnIO0 bits decide which active edge transition type to be latched and interrupted. The PTnTCLR1 and PTnTCLR0 bits decide the condition that the counter reset back to zero. The present counter value latched into CCRA or CCRB is decided by both PTnIO1~PTnIO0 and PTnTCLR1~PTnTCLR0 setting. The PTnIO1~PTnIO0 and PTnTCLR1~PTnTCLR0 are independent on and uninfluenced each other.

When the required edge transition appears on the PTCKn or PTPnI pin or CXCAP signal the present value in the counter will be latched into the CCRA registers or CCRB registers and a PTMn interrupt generated. Irrespective of what events occur on the PTCKn or PTPnI pin or CXCAP signal, the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTCKn or PTPnI pin or CXCAP signal to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTCKn or PTPnI pin or CXCAP signal, however it must be noted that the counter will continue to run.

If the capture pulse width is less than two timer clock cycles, it may be ignored by hardware. The timer clock source must be equal to or less than 50MHz, otherwise the counter may fail to count.

The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.




Capture Input Mode – PTnTCLR[1:0]=00 (n=0)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=00 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input active edge transfers the counter value to CCRA
- 3. Comparator P match will clear the counter
- 4. PTnCCLR bit is not used
- 5. No output function PTnOC and PTnPOL bits are not used
- 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.
- 7. Ignore the PTnVLF bit status when PTnTCLR[1:0]=00






Capture Input Mode – PTnTCLR[1:0]=01 (n=0)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=01 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input active edge transfers the counter value to CCRA or CCRB
- 3. Comparator P match or PTMn capture input pin rising edge will clear the counter
- 4. PTnCCLR bit is not used
- 5. No output function PTnOC and PTnPOL bits are not used





Capture Input Mode – PTnTCLR[1:0]=10 (n=0)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=10 and active edge set by the PTnIO[1:0] bits


2. A PTMn Capture input active edge transfers the counter value to CCRA or CCRB

3. Comparator P match or PTMn capture input pin falling edge will clear the counter

4. PTnCCLR bit is not used

5. No output function – PTnOC and PTnPOL bits are not used





Capture Input Mode – PTnTCLR[1:0]=11 (n=0)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=11 and active edge set by the PTnIO[1:0] bits

2. A PTMn Capture input active edge transfers the counter value to CCRA or CCRB

3. Comparator P match or PTMn capture input pin rising or falling edge will clear the counter

4. PTnCCLR bit is not used

5. No output function – PTnOC and PTnPOL bits are not used




Capture Input Mode (n=1)

To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPnI pin which is selected using the PTnCAPTS bit in the PTMnC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPnI pin the present value in the counter will be latched into the CCRA registers and a PTMn interrupt generated. Irrespective of what events occur on the PTPnI pin, the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTPnI pin to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPnI pin, however it must be noted that the counter will continue to run. The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.






Capture Input Mode (n=1)

Note: 1. PTnM[1:0]=01 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA
- 3. PTnCCLR bit is not used
- 4. No output function PTnOC and PTnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.

Smoke Detector AFE

The device provides a Smoke Detector AFE circuit which can be used for optical signal detection in Smoke Detector applications. The circuit consists of two fully integrated Operational Amplifiers. The optical signal can be detected and processed by the operational amplifiers.



Smoke Detector AFE Block Diagram

Note that although the SD OPAm bandwidth is determined by the SDAmBW1~SDAmBW0 bits there are some limitations when using the OPAm together with the A/D converter. As the OPAm bandwidth will result in a small current output, care must be taken for SD OPAm bandwidths. Refer to the following table for examples, where values marked with a " $\sqrt{}$ " are usable and ensure that the values read by the 12-bit A/D converter are less than 1 LSB.

SD OPAm	A/D Converter Clock Frequency (kHz)									
Bandwidth Selection	15.625	31.25	62.5	125	250	500	1000	2000		
SDAmBW[1:0]=00	V	_	_	_	_	_	_	—		
SDAmBW[1:0]=01	V	\checkmark	V	V	_	_	_	—		
SDAmBW[1:0]=10	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
SDAmBW[1:0]=11	V	\checkmark								

Smoke Detector AFE SD OPAm Bandwidth Examples (m=0~1)

Smoke Detector AFE Registers

HOLTEK

Overall operation of the Smoke Detector AFE circuit is controlled using a series of registers. The SDSW register is used to control the switches on or off thus controlling the OPAn Output voltage. The SDPGAC0 and SDPGAC1 register is used to select the R1, R2 and R3 resistance. The SDAnC register where n=0~1, is used to control the SD OPAn enable/disable and bandwidth functions as well as stores the output status. The SDAnVOS register is used to select and control the SD OPAn input offset voltage calibration function.

Register	Bit											
Name	7	6	5	4	3	2	1	0				
SDSW	—	SDS6	SDS5	SDS4	SDS3	SDS2	SDS1	SDS0				
SDPGAC0	_	—	SDA0PGA5	SDA0PGA4	SDA0PGA3	SDA0PGA2	SDA0PGA1	SDA0PGA0				
SDPGAC1	SDA1PGA7	SDA1PGA6	SDA1PGA5	SDA1PGA4	SDA1PGA3	SDA1PGA2	SDA1PGA1	SDA1PGA0				
SDA0C	_	SDA0EN	SDA0O	_	_	_	SDA0BW1	SDA0BW0				
SDA1C	—	SDA1EN	SDA10	—	—	—	SDA1BW1	SDA1BW0				
SDA0VOS	SDA00FM	SDA0RSP	SDA0OF5	SDA0OF4	SDA0OF3	SDA00F2	SDA0OF1	SDA0OF0				
SDA1VOS	SDA10FM	SDA1RSP	SDA10F5	SDA10F4	SDA10F3	SDA10F2	SDA10F1	SDA1OF0				

Smoke Detector AFE Register List

SDSW Register

	giotoi										
Bit	7	6	5	4	3	2	1	0			
Name	—	SDS6	SDS5	SDS4	SDS3	SDS2	SDS1	SDS0			
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	—	0	0	0	0	0	0	0			
Bit 7	Unimple	mented, rea	ad as "0"								
Bit 6~5	00: Ex 01: AC 10: Ex	SDS6~SDS5: Mode control 00: External mode 01: AC coupling mode 10: External mode 11: DC coupling mode (SDS1 can't ON at the same time) SDS4. SDS4 switch on (off control									
Bit 4	SDS4: SDS4 switch on/off control 0: Off 1: On										
Bit 3	SDS3 : S 0: Off 1: On	DS3 switch	n on/off con	trol							
Bit 2	SDS2 : S 0: Off 1: On	DS2 switch	n on/off con	trol							
Bit 1	SDS1 : S 0: Off 1: On	DS1 switch	n on/off con	trol							
Bit 0	SDS0 : S 0: Off 1: On	DS0 switch	on /off con	ntrol							



SDPGAC0 Register

Bit	7	6	5	4	3	2	1	0
Name		—	SDA0PGA5	SDA0PGA4	SDA0PGA3	SDA0PGA2	SDA0PGA1	SDA0PGA0
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
POR		_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

 Bit 5~0
 SDA0PGA5~SDA0PGA0: R1 control

 R1=(SDA0PGA[5:0]×100kΩ)
 R1

SDPGAC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SDA1PGA7	SDA1PGA6	SDA1PGA5	SDA1PGA4	SDA1PGA3	SDA1PGA2	SDA1PGA1	SDA1PGA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SDA1PGA7~SDA1PGA6: R3 control

00:	$10 \mathrm{k}\Omega$
01:	$20 \mathrm{k}\Omega$
10:	$30 \mathrm{k}\Omega$
11:	40kΩ

Bit 5~0 SDA1PGA5~SDA1PGA0: R2 control R2=(SDA1PGA[5:0]×100kΩ)

SDA0C Register

Bit	7	6	5	4	3	2	1	0
Name	_	SDA0EN	SDA0O	—	—	_	SDA0BW1	SDA0BW0
R/W	—	R/W	R	—	—	—	R/W	R/W
POR	_	0	0	—	—	_	0	0

Bit 7 Unimplemented, read as "0"

Bit 6	SDA0EN : SD OPA0 enable or disable control 0: Disable 1: Enable
Bit 5	SDA0O : SD OPA0 output status (positive logic)
	This bit is read only.
	When the SDA00FM bit is set to 1, SDA0O is defined as SD OPA0 output status, refer to the "Operational Amplifier Input Offset Calibration" section for details. When the SDA00FM bit is cleared to 0, this bit will be fixed at a low level.
Bit 4~2	Unimplemented, read as "0"
Bit 1~0	SDA0BW1~SDA0BW0: SD OPA0 bandwidth control 00: 5kHz 01: 40kHz 10: 600kHz 11: 2MHz
	Refer to "Operational Amplifier Electrical Characteristics" for details.

Bit	7	6	5	4	3	2	1	0	
Name	_	SDA1EN	SDA10		—	_	SDA1BW1	SDA1BW0	
R/W	—	R/W	R	_	—	—	R/W	R/W	
POR		0	0		—		0	0	
Bit 7	Unimpl	emented, r	read as "0"	,					
Bit 6	SDA1EN : SD OPA1 enable or disable control 0: Disable 1: Enable								
Bit 5	 SDA10: SD OPA1 output status (positive logic) This bit is read only. When the SDA10FM bit is set to 1, SDA10 is defined as SD OPA1 output status, refer to the "Operational Amplifier Input Offset Calibration" section for details. When the SDA10FM bit is cleared to 0, this bit will be fixed at a low level. 								
Bit 4~2	Unimpl	emented, r	read as "0"	,					
Bit 1~0									

SDA1C Register

SDA0VOS Register

Bit	7	6	5	4	3	2	1	0
Name	SDA00FM	SDA0RSP	SDA0OF5	SDA0OF4	SDA0OF3	SDA00F2	SDA0OF1	SDA0OF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	0	0	0	0	0

Bit 7 **SDA00FM**: SD OPA0 normal operation or input offset voltage calibration mode selection

0: Normal operation

1: Offset calibration mode

Bit 6 **SDA0RSP**: SD OPA0 input offset voltage calibration reference selection 0: Input reference voltage comes from A0NI

1: Input reference voltage comes from A0PI

Bit 5~0 **SDA00F5~SDA00F0**: SD OPA0 input offset voltage calibration control This 6-bit field is used to perform the operational amplifier input offset calibration operation and the value for the SD OPA0 input offset Calibration can be restored into this bit field. More detailed information is described in the "Operational Amplifier Input Offset Calibration" section.

SDA1VOS Register

Bit	7	6	5	4	3	2	1	0
Name	SDA10FM	SDA1RSP	SDA10F5	SDA10F4	SDA10F3	SDA10F2	SDA10F1	SDA1OF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	0	0	0	0	0

Bit 7 SDA10FM: SD OPA1 normal operation or input offset voltage calibration mode

0: Normal operation

1: Offset calibration mode

selection

- Bit 6
 SDA1RSP: SD OPA1 input offset voltage calibration reference selection

 0: Input reference voltage comes from A1NI

 1: Input reference voltage comes from A1PI
- Bit 5~0 **SDA10F5~SDA10F0**: SD OPA1 input offset voltage calibration control This 6-bit field is used to perform the operational amplifier input offset calibration operation and the value for the SD OPA1 input offset Calibration can be restored into this bit field. More detailed information is described in the "Operational Amplifier Input Offset Calibration" section.

Operational Amplifier Operation

There are two fully integrated Operational Amplifiers in the device, OPA1 and OPA0. These OPAs can be used for signal amplification according to specific user requirements. The OPAs can be disabled or enabled entirely under software control using internal registers. With specific control registers, some OPA related applications can be more flexible and easier to be implemented, such as Unit Gain Buffer, Non-Inverting Amplifier, Inverting Amplifier and various kinds of filters, etc.

Operational Amplifier Input Offset Calibration

Note that if the SD Operational Amplifier inputs are pin-shared with I/O pins, they should be configured as the SD Operational Amplifier input function before the Input Offset Calibration.

- Step 1. Set SDAnOFM=1 and SDAnRSP=1, the SD Operational Amplifier n is now under the input offset Calibration mode, S0 and S2 on. To make sure the V_{AnOS} as minimal as possible after calibration, the input reference voltage in calibration should be the same as input DC operating voltage in normal operation.
- Step 2. Set SDAnOF[5:0]=000000 and then read the SDAnO bit.
- Step 3. Increase the SDAnOF[5:0] value by 1 and then read the SDAnO bit.

If the SDAnO bit state has not changed, then repeat Step 3 until the SDAnO bit state has changed.

If the SDAnO bit state has changed, record the SDAnOF[5:0] value as V_{AnOS1} and then go to Step 4.

- Step 4. Set SDAnOF[5:0]=111111 and read the SDAnO bit.
- Step 5. Decrease the SDAnOF[5:0] value by 1 and then read the SDAnO bit.

If the SDAnO bit state has not changed, then repeat Step 5 until the SDAnO bit state has changed.

If the SDAnO bit state has changed, record the SDAnOF[5:0] value as V_{AnOS2} and then go to Step 6.

Step 6. Restore the SD Operational Amplifier n input offset calibration value V_{AnOS} into the SDAnOF[5:0] bit field. The offset Calibration procedure is now finished.


 $V_{AnOS} = (V_{AnOS1} + V_{AnOS2})/2$

If $(V_{AnOS1}+V_{AnOS2})/2$ is not integral, discard the decimal.

Power Line Tranasceiver – PLT

HOLTEK

The device provides a power line transceiver circuit which can be used for power line data transmission and reception. The circuit consists of three 6-bit D/A Converters, one fully integrated Operational Amplifier and two Comparators.



Power Line Data Transceiver Block Diagram

Power Line Transceiver Registers

Overall operation of the Power Line Transceiver circuit is controlled using a series of registers. The DACn outputs, the Operational Amplifier, Comparator input signal selection, operating modes, output signals all can be setup using these registers by application program.

Register					Bit			
Name	7	6	5	4	3	2	1	0
PLTSW	_	_	_	_	_	PLTS2	PLTS1	PLTS0
PLTDACC	—	—	—	—	_	PLTDAC2EN	PLTDAC1EN	PLTDAC0EN
PLTDA0L	_	_	D5	D4	D3	D2	D1	D0
PLTDA1L	_	_	D5	D4	D3	D2	D1	D0
PLTDA2L	_	_	D5	D4	D3	D2	D1	D0
PLTC0C	PLTC0OUT	PLTC0EN	PLTC0O	—	PLTC0DEB1	PLTC0DEB0	PLTC0IS1	PLTC0IS0
PLTC1C	PLTC10UT	PLTC1EN	PLTC10	—	PLTC1DEB1	PLTC1DEB0	PLTC1IS1	PLTC1IS0
PLTC0VOS	_	PLTC0OFM	PLTCORSP	PLTC0OF4	PLTC0OF3	PLTC0OF2	PLTC0OF1	PLTC0OF0
PLTC1VOS	_	PLTC10FM	PLTC1RSP	PLTC10F4	PLTC10F3	PLTC10F2	PLTC10F1	PLTC1OF0
PLTCHYC	_	PLTCXOSW	PLTC1POL	PLTC0POL	PLTC1HYS1	PLTC1HYS0	PLTC0HYS1	PLTC0HYS0
PLTAC	—	PLTAEN	PLTAO	—	_	_	—	PLTABW
PLTAVOS	PLTAOFM	PLTARSP	PLTAOF5	PLTAOF4	PLTAOF3	PLTAOF2	PLTAOF1	PLTAOF0

Power Line Data Tranasceiver Register List



PLTSW Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	PLTS2	PLTS1	PLTS0
R/W	—	—	—	—	—	R/W	R/W	R/W
POR	_	_	—	—	_	0	0	1

Bit 7~3 Unimplemented, read as "0"

Bit 2 PLTS2: PLTS2 switch selection 0: Connect to PLTDAC2O 1: Connect to PLRX

Bit 1 PLTS1: PLTS1 switch selection 0: Connect to PLIS 1: Connect to LINEV

Bit 0 PLTS0: PLTX switch selection 0: PLTX switch to GND 1: PLTX switch to AO

PLTDACC Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—		PLTDAC2EN	PLTDAC1EN	PLTDAC0EN
R/W	_	_	—	—	_	R/W	R/W	R/W
POR	—	—	—	—		0	0	0

Bit 7~3	Unimplemented, read as "0"
Bit 2	PLTDAC2EN: PLT DAC2 enable or disable control 0: Disable (PLTDAC2O high impedance) 1: Enable
Bit 1	PLTDAC1EN: PLT DAC1 enable or disable control 0: Disable (PLTDAC1O high impedance) 1: Enable
Bit 0	PLTDAC0EN: PLT DAC0 enable or disable control 0: Disable (PLTDAC0O high impedance) 1: Enable

PLTDA0L Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D5~D0**: PLT DAC0 output control code PLTDAC0O=(DAC AV_{DD}/2⁶)×PLTDA0L[5:0]

PLTDA1L Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D5~D0**: PLT DAC1 output control code

PLTDAC1O=(DAC AV_{DD}/2⁶)×PLTDA1L[5:0]

PLTDA2L Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	D5	D4	D3	D2	D1	D0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D5~D0**: PLT DAC2 output control code

PLTDAC2O=(DAC AV_{DD}/2⁶)×PLTDA2L[5:0]

PLTC0C Register

Bit	7	6	5	4	3	2	1	0
Name	PLTC0OUT	PLTC0EN	PLTC0O	_	PLTC0DEB1	PLTC0DEB0	PLTC0IS1	PLTC0IS0
R/W	R	R/W	R	_	R/W	R/W	R/W	R/W
POR	0	0	0		0	0	0	0
Bit 7	If PLT COPI CON If PLT COPI	$I > CONI \rightarrow I > COPI \rightarrow OOPI \rightarrow$	nd input v PLTC00 PLTC00 nd input v PLTC00	voltages UT=1 UT=0 voltages UT=1	ttput bit of the compar of the compar			
Bit 6	PLTC 0: Co 1: Co This is the co	OEN: PLT (comparator d comparator e s the PLT mparator c	Comparate lisable nable Comparate output will	or 0 enab tor 0 or 11 be cl		bit. If the co herefore, set		
Bit 5	The PI If PLT sample If PLT N sam	TC0O is the COPOL=0, es of PLTC0 COPOL=1	e de-boun the PLT()OUT are , The PLI LTC0OUT	ce versi 200 ou "1". 7C00 o	utputs "0" or	DUT. y when the cu nly when the es is depend	current an	d previou
Bit 4 Bit 3~2	PLTC 00: N 01: (10: (11: (olemented, r ODEB1~PI No debounc 31~32)×tsys 63~64)×tsys 126~127)×t sys=1/fsys	TCODEB e s		Comparator 0	debounce time	e control	
Bit 1~0				-	oarator 0 curre Characteristic	nt control s" table for de	etails.	

PLTC1C Register



Bit	7	6	5	4	3	2	1	0
Name	PLTC10UT	PLTC1EN	PLTC10	—	PLTC1DEB1	PLTC1DEB0	PLTC1IS1	PLTC1IS0
R/W	R	R/W	R	—	R/W	R/W	R/W	R/W
POR	0	0	0		0	0	0	0
Bit 7	If PLTO C1PI C1NI If PLTO C1PI	$> C1NI \rightarrow$ $I > C1PI \rightarrow$	nd input v PLTC10 PLTC10 nd input v PLTC10	voltages o UT=1 UT=0 voltages o UT=1	put bit of the compara of the compara			
Bit 6	0: Co 1: Co This is the con	omparator d omparator es the PLT omparator o	isable nable Comparat output wil	tor 1 on/ 11 be clea	e or disable co off control b ared to 0. Th when PLTC1	oit. If the co nerefore, set		
Bit 5	The PL If PLT sample when th	TC1O is th C1POL=0, s of PLTC	e de-boun the PLT(10UT are nd previo	ce versio COO outp e "1". If us N sam	n of PLTC10 outs "1" only PLTC1POL= ples of PLTC ts.	when the cu 1, The PLT	C1O output	ts "0" only
Bit 4	Unimp	lemented, r	ead as "0"	,				
Bit 3~2	00: N 01: (2 10: (0 11: (1	IDEB1~PL lo debounce 31~32)×t _{SYS} 53~64)×t _{SYS} 126~127)×t _{SYS} =1/f _{SYS}	e 5	0: PLT C	omparator 1 c	lebounce time	e control	
Bit 1~0	PLTC	IS1~PLTC	C1IS0: PL	T Compa	rator 1 curren	t control		
	Refer to	o the "Com	parator El	ectrical C	Characteristics	" table for de	etails.	
PLTC0	VOS Regist	ter						

Bit 7 6 5 4 3 2 1 0 PLTC00FM PLTC0RSP PLTC00F4 PLTC00F3 PLTC00F2 PLTC00F1 PLTC00F0 Name R/W R/W R/W R/W R/W R/W R/W R/W ____ POR 0 0 1 0 0 0 0 _ Unimplemented, read as "0" Bit 7 PLTC0OFM: PLT Comparator 0 normal operation or input offset voltage calibration Bit 6 mode selection 0: Normal operation 1: Offset calibration mode Bit 5 PLTCORSP: PLT Comparator 0 input offset voltage calibration reference selection 0: Input reference voltage comes from C0NI 1: Input reference voltage comes from C0PI Bit 4~0 PLTC00F4~PLTC00F0: PLT Comparator 0 input offset voltage calibration control This 5-bit field is used to perform the PLT comparator 0 input offset calibration operation and the value for the PLT Comparator 0 input offset calibration can be restored into this bit field. More detailed information is described in the "Comparator Input Offset Calibration" section.

	Bit	7	6	5	4	3	2	1	0
	Name		PLTC1OFM					-	PLTC1OF0
	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	POR	<u> </u>	0	0	1	0	0	0	0
	Bit 7		nimplemente			1	. , ,	r 1	1.1
	Bit 6		LTC1OFM: ode selection	-	arator 1 noi	mal operation	n or input of	fset voltage	calibration
		11	0: Normal op						
			1: Offset cali		de				
	Bit 5	Р	LTC1RSP: P	'LT Compa	rator 1 inpu	t offset volta	ge calibratio	n reference	selection
			0: Input refe						
			1: Input refer	ence volta	ge comes fr	om C1PI			
	Bit 4~0	Р	LTC10F4~F	LTC10F	: PLT Com	parator 1 inp	ut offset volt	age calibrati	ion control
			his 5-bit fiel						
			peration and						
			stored into th put Offset Ca			ned informa	ion is descr	ibed in the	Comparato
		11		inoration	30011011.				
•	PLTCH	YC Re	gister						
	Bit	7	6	5	4	3	2	1	0
	Name	—	PLTCXOSW	PLTC1POL	PLTC0POL	PLTC1HYS1	PLTC1HYS0	PLTC0HYS1	PLTC0HYS0
	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	POR		0	0	•				
	1.010		0	0	0	0	0	0	0
	Bit 7	Ŭ	- [-		0	0	0	0
			nimplemente	d, read as '	·0"				0
	Bit 7		- [d, read as ' Comparate	"0" or 0 or Com				0
	Bit 7	Р	nimplemente LTCXOSW: 0: Comparato 1: Comparato	d, read as ' Comparate or 0 Output or 1 Output	or 0 or Com	parator 1 out	put selection	1	
	Bit 7	Р Т	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Cor	d, read as ' Comparate or 0 Output or 1 Output nparator 0	or 0 or Com	parator 1 out	put selection	1 If the bit is z	zero then the
	Bit 7	P T P	nimplemente LTCXOSW: 0: Comparato 1: Comparato his is the Cor LTC00 bit w	d, read as ' Comparate or 0 Output or 1 Output nparator 0 ill output c	or 0 or Com or Compara ondition of	parator 1 out	put selection	1 If the bit is z	zero then the
	Bit 7 Bit 6	P T P	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Cor LTC00 bit w LTC10 bit w	d, read as ' Comparate or 0 Output or 1 Output nparator 0 ill output c ill be outpu	or 0 or Com or Compara ondition of t.	parator 1 out tor 1 output the comparat	put selection control bit. I or 1. If the b	1 If the bit is z	zero then the
	Bit 7	P T P	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Cor LTC00 bit w LTC10 bit w LTC1POL: 1	d, read as ' Comparate or 0 Output or 1 Output ill output c ill be outpu PLT Compa	or 0 or Com or Compara ondition of t.	parator 1 out tor 1 output the comparat	put selection control bit. I or 1. If the b	1 If the bit is z	zero then the
	Bit 7 Bit 6	P T P	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Cor LTC00 bit w LTC10 bit w	d, read as ' Comparate or 0 Output or 1 Output ill output c ill be outpu PLT Compa	or 0 or Com or Compara ondition of t.	parator 1 out tor 1 output the comparat	put selection control bit. I or 1. If the b	1 If the bit is z	zero then the
	Bit 7 Bit 6	P T P P P	nimplemente LTCXOSW: 0: Comparato 1: Comparato his is the Cor LTC00 bit w LTC10 bit w LTC10 bit w LTC1POL: I 0: Non-inver 1: Invert	d, read as ' Comparate or 0 Output or 1 Output nparator 0 ill output c ill be outpu PLT Compa t	or 0 or Com or Compara ondition of t. urator 1 outj	parator 1 out tor 1 output the comparat put polarity co	put selection control bit. I or 1. If the b	n If the bit is z it is high the	zero then the
	Bit 7 Bit 6	Р Т Р Р Р	nimplemente LTCXOSW: 0: Comparate his is the Cor LTC00 bit w LTC10 bit w LTC1POL: 1 0: Non-inver	d, read as ' Comparate or 0 Output or 1 Output nparator 0 ill output c ill be outpu PLT Compara f	or 0 or Compara or Compara ondition of t. urator 1 outp tor 1 polar	parator 1 out tor 1 output the comparat put polarity co ty bit. If the	put selection control bit. I or 1. If the b ontrol bit is zero t	n If the bit is z it is high the then the PLT	zero then the comparato
	Bit 7 Bit 6	P T P P P T W	nimplemente LTCXOSW: 0: Comparato 1: Comparato his is the Cor LTC00 bit w LTC10 bit w LTC10 bit w LTC1POL: 1 0: Non-inver 1: Invert his is the PL'	d, read as ' Comparate or 0 Output or 1 Output nparator 0 Ill output c Ill be output PLT Compara non-invert	or 0 or Compara or Compara ondition of t. urator 1 outp tor 1 polar ied output of	parator 1 out tor 1 output the comparat out polarity co ty bit. If the ondition of t	put selection control bit. I or 1. If the b ontrol bit is zero t	n If the bit is z it is high the then the PLT	zero then the comparato
	Bit 7 Bit 6	P T P P T T	nimplemente LTCXOSW: 0: Comparato 1: Comparato his is the Cor LTC00 bit w LTC10 bit w LTC10 bit w LTC1POL: 1 0: Non-inver 1: Invert his is the PL/ ill reflect the	d, read as ' Comparate or 0 Output or 1 Output nparator 0 ill output c ill be output PLT Compara t Compara non-invert	or 0 or Compara or Compara ondition of t. trator 1 outp tor 1 polar ted output o it will be ir	parator 1 out ntor 1 output the comparat out polarity co ty bit. If the ondition of t verted.	put selection control bit. I or 1. If the b ontrol bit is zero t he compara	n If the bit is z it is high the then the PLT	zero then the comparato
	Bit 7 Bit 6 Bit 5	P T P P T T	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Cor LTC00 bit w LTC10 bit w LTC10 bit w LTC1POL: 1 0: Non-inver 1: Invert his is the PL' ill reflect the pmparator PL LTC0POL: 1 0: Non-inver	d, read as ' Comparate or 0 Output or 1 Output or 1 Output or 1 Output or 1 Output cill output c ill be outpu PLT Compara non-inver TC1OUT b PLT Compa	or 0 or Compara or Compara ondition of t. trator 1 outp tor 1 polar ted output o it will be ir	parator 1 out ntor 1 output the comparat out polarity co ty bit. If the ondition of t verted.	put selection control bit. I or 1. If the b ontrol bit is zero t he compara	n If the bit is z it is high the then the PLT	zero then the e comparato
	Bit 7 Bit 6 Bit 5	P T P P T T ww cc P	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Cor LTC0O bit w LTC1O bit w LTC1O bit w LTC1POL: I 0: Non-inver 1: Invert his is the PL/ ill reflect the pomparator PL LTC0POL: I 0: Non-inver 1: Invert	d, read as ' Comparate or 0 Output or 1 Output or 1 Output or 1 Output or 1 Output or 1 Output of 1 Output cill be outpu PLT Compara non-inver TC1OUT b PLT Compara t	0" or 0 or Com- or Compara ondition of t. urator 1 outp tor 1 polar- ied output o it will be ir urator 0 outp	parator 1 out tor 1 output the comparat out polarity co ty bit. If the ondition of t verted. out polarity co	put selection control bit. I or 1. If the b ontrol bit is zero t he compara ontrol	f the bit is z it is high the then the PLT tor. If the bi	zero then the e comparato FC1OUT bi t is high the
	Bit 7 Bit 6 Bit 5	P T P P T T W C C T	nimplemente LTCXOSW: 0: Comparato 1: Comparato his is the Cor LTC0O bit w LTC1O bit w LTC1O bit w LTC1POL: I 0: Non-inver 1: Invert his is the PL' ill reflect the pomparator PL LTC0POL: I 0: Non-inver 1: Invert his is the PL'	d, read as ' Comparate or 0 Output or 1 Output or 1 Output or 1 Output or 1 Output of 1 Output of 1 Output cill be outpu PLT Compara t COmpara t COmpara	or 0 or Compara on Compara ondition of t. urator 1 outp tor 1 polar it will be ir urator 0 outp tor 0 polar	parator 1 out tor 1 output the comparat out polarity co ty bit. If the ondition of t verted. out polarity co ty bit. If the	put selection control bit. I or 1. If the b ontrol bit is zero t he compara ontrol bit is zero t	f the bit is z it is high the then the PLT tor. If the bi	zero then the e comparato FC1OUT bi t is high the FC0OUT bi
	Bit 7 Bit 6 Bit 5	P T P P T T W C C T T W	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Cor LTC0O bit w LTC1O bit w LTC1O bit w LTC1POL: I 0: Non-inver 1: Invert his is the PL' ill reflect the pomparator PL LTC0POL: I 0: Non-inver 1: Invert his is the PL' ill reflect the	d, read as ' Comparate or 0 Output or 1 Output or 1 Output or 1 Output or 1 Output of 1 Output cill be outpu PLT Compara non-inver t COMPARA t COMPARA t COMPARA t	or 0 or Compara ondition of t. urator 1 outp tor 1 polar ed output of it will be in urator 0 outp tor 0 polar	parator 1 out tor 1 output the comparat out polarity co ty bit. If the ondition of t verted. out polarity co ty bit. If the ondition of th	put selection control bit. I or 1. If the b ontrol bit is zero t he compara ontrol bit is zero t	f the bit is z it is high the then the PLT tor. If the bi	zero then the e comparato FC1OUT bi t is high the FC0OUT bi
	Bit 7 Bit 6 Bit 5 Bit 4	P T P P T T W C C T T W C C	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Con LTC00 bit w LTC10 bit w LTC10 bit w LTC10 bit w LTC1POL: 1 0: Non-inver 1: Invert his is the PL' ill reflect the pmparator PL LTC0POL: 1 0: Non-inver 1: Invert his is the PL' ill reflect the pmparator PL	d, read as ' Comparate or 0 Output or 1 Output ill output c ill output c ill be outpu PLT Compara non-invert TC1OUT & PLT Compara t f Compara non-invert COOUT &	or 0 or Compara on Compara ondition of t. trator 1 outp tor 1 polar and output of it will be in tor 0 polar ed output of it will be in	parator 1 out tor 1 output the comparat out polarity co ty bit. If the ondition of t verted. out polarity co ty bit. If the ondition of th verted.	put selection control bit. I or 1. If the b ontrol bit is zero t he comparato bit is zero t e comparato	If the bit is z it is high the then the PLT tor. If the bi then the PLT or 0. If the b	zero then the comparato FC1OUT bi t is high the FC0OUT bi it is high the
	Bit 7 Bit 6 Bit 5	P T P P T T WW CC P	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Cor LTC0O bit w LTC1O bit w LTC1O bit w LTC1POL: I 0: Non-inver 1: Invert his is the PL' ill reflect the omparator PL LTC0POL: I 0: Non-inver 1: Invert his is the PL' ill reflect the omparator PL LTC1HYS1-	d, read as ' Comparate or 0 Output or 1 Output nparator 0 ill output c ill be output PLT Compara non-invert FC1OUT b PLT Compara t f Compara non-invert fC0OUT b PLTC1H	or 0 or Compara or Compara ondition of t. urator 1 outp tor 1 polar and output co it will be ir urator 0 outp tor 0 polar ed output co it will be ir will be ir VS0: PLT C	parator 1 out tor 1 output the comparat put polarity co ty bit. If the ondition of t verted. but polarity co ty bit. If the pondition of th verted. omparator 1	put selection control bit. I or 1. If the b ontrol bit is zero t he comparato bit is zero t e comparato hysteresis vo	If the bit is z it is high the then the PLT tor. If the bi then the PLT or 0. If the b	zero then the comparato FC1OUT bi t is high the FC0OUT bi it is high the
	Bit 7 Bit 6 Bit 5 Bit 4	P T P P T T W C C P T T W R R	nimplemente LTCXOSW: 0: Comparate 1: Comparate his is the Con LTC00 bit w LTC10 bit w LTC10 bit w LTC10 bit w LTC1POL: 1 0: Non-inver 1: Invert his is the PL' ill reflect the pmparator PL LTC0POL: 1 0: Non-inver 1: Invert his is the PL' ill reflect the pmparator PL	d, read as ' Comparate or 0 Output or 1 Output ill output c ill be output PLT Compara t f Compara non-inver TC1OUT b PLT Compara t f Compara t f Compara t f Compara t	or 0 or Compara or 0 or Compara ondition of t. urator 1 outp tor 1 polar. it will be ir urator 0 outp tor 0 polar. ed output co it will be ir XS0: PLT C aracteristics	parator 1 out tor 1 output the comparat out polarity co ty bit. If the ondition of t verted. out polarity co ty bit. If the ondition of th verted. omparator 1	put selection control bit. I or 1. If the b ontrol bit is zero t he comparato bit is zero t e comparato hysteresis vo tails.	f the bit is z it is high the then the PLT tor. If the bi then the PLT or 0. If the b	TC1OUT bi t is high the FC0OUT bi it is high the

PLTC1VOS Register

Refer to "Comparator Characteristics" table for details.



PLTAC Register

	•									
Bit	7	6	5	4	3	2	1	0		
Name		PLTAEN	PLTAO		_	_	_	PLTABW		
R/W	_	R/W	R	_	_		_	R/W		
POR	—	0	0	—	—	—	—	0		
Bit 7	Unimplemented, read as "0"									
Bit 6	PLTAEN: PLT OPA enable or disable control 0: Disable (AO high impedence) 1: Enable									
Bit 5	PLTAO: PLT OPA output status (positive logic)This bit is read only.When the PLTAOFM bit is set to 1, PLTAO is defined as PLT OPA output status, refer to Offset calibration procedure. When the PLTAOFM bit is cleared to 0, this bit will be fixed at a low level.									
Bit 4~1	Unimplemented, read as "0"									
Bit 0	PLTABW: PLT OPA Gain bandwith control bit 0: 600kHz 1: 2MHz Peferentianal Amelifan Electrical Characteristical table for details									
Refer to "Operational Amplifier Electrical Characteristics" table for details.										
PLTAVOS Register										
	_	-	_	_		-				

Bit	7	6	5	4	3	2	1	0
Name	PLTAOFM	PLTARSP	PLTAOF5	PLTAOF4	PLTAOF3	PLTAOF2	PLTAOF1	PLTAOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	0	0	0	0	0

Bit 7 **PLTAOFM**: PLT OPA normal operation or input offset voltage cancellation mode

- selection 0: Normal operation
 - 1: Offset calibration mode
- Bit 6 **PLTARSP**: PLT OPA input offset voltage calibration reference selection 0: Input reference voltage comes from ANI
 - 1: Input reference voltage comes from API
- Bit 5~0 **PLTAOF5~PLTAOF0**: PLT OPA input offset voltage calibration control This 6-bit field is used to perform the PLT OPA input offset calibration operation and the value for the PLT OPA input offset calibration can be restored into this bit filed. More detailed information is described in the "Operational Amplifier Input Offset Calibration" section.

Offset Calibration Procedure

To operate in the input offset calibration mode for the PLT Operational Amplifier or the Comparators, the PLTAOFM or PLTCnOFM bit should first be set to "1" to select the input offset voltage calibration mode. Note that as the comparator or Operational Amplifier input is from the PLRX or PLIS pin which is pin shared with I/O or other functions, before the calibration, they should be configured as PLT comparator or operational amplifier input pin function first.

Comparator Input Offset Calibration

• Step 1

Set PLTCnOFM=1 and PLTCnRSP=1, the PLT Comparator n is now operating in the comparator input offset calibration mode, S0 and S2 on or S3 and S5 on. To make sure V_{CnOS} as minimal as possible after calibration, the input reference voltage in calibration should be the same as input DC operating voltage in normal operation.

• Step 2

HOLTEK

Set PLTCnOF[4:0]=00000 and read the PLTCnOUT bit.

• Step 3

Increase the PLTCnOF[4:0] value by 1 and then read the PLTCnOUT bit.

If the PLTCnOUT bit state has not changed, then repeat Step 3 until the PLTCnOUT bit state has changed.

If the PLTCnOUT bit state has changed, record the PLTCnOF[4:0] value as $V_{\mbox{CnOS1}}$ and then go to Step 4.

• Step 4

Set PLTCnOF[4:0]=11111 and then read the PLTCnOUT bit.

• Step 5

Decrease the PLTCnOF[4:0] value by 1 and then read the PLTCnOUT bit.

If the PLTCnOUT bit state has not changed, then repeat Step 5 until the PLTCnOUT bit state has changed.

If the PLTCnOUT bit state has changed, record the PLTCnOF[4:0] value as $V_{\mbox{CnOS2}}$ and then go to Step 6.

• Step 6

Restore the PLT Comparator n input offset calibration value V_{CnOS} into the PLTCnOF[4:0] bit field. The offset Calibration procedure is now finished.

```
V<sub>CnOS=</sub>(V<sub>CnOS1</sub>+V<sub>CnOS2</sub>)/2.
```

If ($V_{\text{CnOS1}} + V_{\text{CnOS2}})/2$ is not integral, discard the decimal.

Operational Amplifier Input Offset Calibration

• Step1

Set PLTAOFM=1 and PLTARSP=1, the PLT Operational Amplifier is now under offset calibration mode, S6 and S8 on. To make sure V_{AOS} as minimal as possible after calibration, the input reference voltage in calibration should be the same as input DC operating voltage in normal mode operation.

• Step2

Set PLTAOF[5:0]=000000 and then read PLTAO bit

• Step3

Increase the PLTAOF[5:0] value by 1 and then read the PLTAO bit. If the PLTAO bit state has not changed, then repeat Step 3 until the PLTAO bit state has changed. If the PLTAO bit state has changed, record the PLTAOF[5:0] value as V_{AOS1} and then go to Step 4.

• Step4

Set PLTAOF[5:0]=111111 then read PLTAO bit.

• Step5

Decrease the PLTAOF[5:0] value by 1 and then read the PLTAO bit. If the PLTAO bit state has not changed, then repeat Step 5 until the PLTAO bit state has changed. If the PLTCAO bit state has changed, record the PLTAOF[5:0] value as V_{AOS2} and then go to Step 6.

• Step6

Restore the PLT Operational Amplifier input offset calibration value V_{AOS} into the PLTAOF[5:0] bit field. The offset Calibration procedure is now finished.

 $V_{AOS} = (V_{AOS1} + V_{AOS2})/2.$

If $(V_{AOS1}+V_{AOS2})/2$ is not integral, discard the decimal.



Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.


A/D Converter Overview

The device contains a multi-channel 12-bit analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, the high performance bandgap reference voltage V_{BGREF} , the SD operational amplifier 0 output signal OPA0O and the SD operational amplifier 1 output signal OPA1O, PLT operational amplifier output signal, LINEV, or the temperature sensor output voltage, V_{TSO} , into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS2~SAINS0 bits together with the SACS3~SACS0 bits. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

This A/D converter also includes a temperature sensor circuitry which contains a temperature sensor, two operational amplifiers and an internal reference voltage. The temperature sensor can detect the temperature and then output a voltage proportional to the temperature. The output voltage can be amplified by the OPA and then converted to a 12-bit digital data using the A/D converter.

External Input Channels	Internal Signals	Channel Select Bits
8: AN0~AN3, AN5~AN8	5: V _{BGREF} , OPA0O, OPA1O, LINEV, V _{TSO}	SAINS2~SAINS0, SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter with temperature sensor, together with its associated registers.





A/D Converter Register Description

HOLTEK

Overall operation of the A/D converter with Temperature sensor is controlled using several registers. A read only register pair exists to store the A/D converter data 12-bit value. Two registers SADC0 and SADC1, are control registers which setup the operating and control function of the A/D converter. The SADC2 is the temperature sensor circuitry control register. The VBGRC resigter is used to enable/disable the A/D converter internal bandgap reference voltage ouput. The remaining two registers, LMSADOH and LMSADOL, are read only registers and store a 12-bit A/D conversion result of certain temperature.

Register		·	·	В	it		·	
Name	7	6	5	4	3	2	1	0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	_	_	_	_	D11	D10	D9	D8
SADOL (ADRFS=0)	D3	D2	D1	D0	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
SADC2	—	_	—	_	—	—	G5XEN	TSEN
VBGRC	_	_	_	_	_	_		VBGREN
LMSADOH	D11	D11 D10		D8	D7	D6	D5	D4
LMSADOL	D3	D2	D1	D0	—	—	—	—

A/D Converter with Temperature Sensor Register List

A/D Converter Data Registers – SADOL, SADOH

As the device contains an internal a 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that A/D Converter data register contents will be unchanged if the A/D converter is disabled.

	SADOH								SADOL							
ADRFS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

A/D Converter Control Registers – SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The SACS3~SACS0 bits in the

SADC0 register are used to determine which external channel input is selected to be converted. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

Bit	7	6	5	4	3	2	1	0			
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0			
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W			
POR	R 0 0		0	0	0	0	0	0			
Bit 7	$0 \rightarrow 1 -$ This bit		nitiate an A	/D conversi		. The bit is r					
Bit 6	ADBZ: . 0: No . 1: A/D This rea not. Whe will be s	 high and then cleared low again, the A/D converter will initiate a conversion process. ADBZ: A/D converter busy flag 0: No A/D conversion is in progress 1: A/D conversion is in progress This read only flag is used to indicate whether the A/D conversion is in progress on not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete. 									
3it 5	ADCEN 0: Disa 1: Ena This bit A/D con reducing	A: A/D conv able ble controls the verter. If the the device ents of the	erter functi e A/D inter e bit is clea power con	on enable c nal function ared to zero sumption. V	n. This bit s , then the A When the A	should be s \/D convert /D converta as SADOH	er will be s er function	witched of is disabled			
Bit 4	ADRFS 0: A/D 1: A/D This bit	: A/D converter of converter of converter of converter of controls the control the con	data format data format e format o	\rightarrow SADOI	H=D[11:4]; H=D[11:8]; t converted	SADOL=I SADOL=I I A/D value r section.	D [7:0]	o A/D data			
Bit 3~0	SACS3~ 0000: 4 0001: 4 0010: 4 0011: 4	AN0 AN1	/D converte	er external a	analog char	inel input se	elect				

SADC0 Register

1100~1111: Non-existed channel, the input will be floating

SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~5 SAINS2~SAINS0: A/D converter input signal select

000: External input – External analog channel input

001: Internal input – Internal high performance bandgap reference voltage, V_{BGREF}

010: Internal input – Internal temperature Sensor output voltage, V_{TSO}

011: Internal input - Internal SD operational amplifier 0 output signal, OPA0O

100: Internal input - Internal SD operational amplifier 1 output signal, OPA10

101: Internal input - Internal PLT operational amplifier output signal, LINEV

110: External input – External analog channel input

111: Forbidden data, SAINS2~SAINS0 bits can not be written with "111"

Care must be taken if the SAINS2~SAINS0 bits are set from "001~101" to select the internal analog signal to be converted. When the internal analog signal is selected to be converted, the external input pin must never be selected as the A/D input signal by properly setting the SACS3~SACS0 bits. Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.

Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage select

00: From external VREF pin

01: Internal A/D converter power, $A\!V_{\text{DD}}$

10: Internal Temperature Sensor reference voltage, V_{TSVREF}

11: Internal A/D converter power, AV_{DD}

These bits are used to select the A/D converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01~11" to select the internal A/D converter power or Temperature Sensor reference voltage as the reference voltage source. When the internal A/D converter power or Temperature Sensor reference voltage is selected as the reference voltage, the VREF pin cannot be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bits. Otherwise, the external input voltage on VREF pin will be connected to the internal A/D converter power.

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source select

000: fsys 001: fsys/2 010: fsys/4 011: fsys/8 100: fsys/16 101: fsys/32 110: fsys/64 111: fsys/128

These three bits are used to select the clock source for the A/D converter.

Bandgap Referenc Voltage Control Register – VBGRC

A high performance bandgap voltage reference is included in the device. It has an accurate voltage reference output, V_{BGREF} , when input supply voltage change or temperature variation. The VBGRC register is used to control the bandgap reference voltage circuit enable or disable.

VBGRC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	—	—	—	VBGREN
R/W	_		—	—	—	—	—	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 VBGREN: Bandgap enable/disable control

- 0: Disable
- 1: Enable

This bit is used to enable/disable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the V_{BGREF} voltage is selected to be used.

When the VBGREN bit is cleared to zero, the Bandgap voltage output is in a high impedance state.

Temperature Sensor Control Register – SADC2

To control the enable and disable of the integrated temperature sensor circuitry, a control register known as SADC2 is provided.

SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	G5XEN	TSEN
R/W	_	—	—	—	—	—	R/W	R/W
POR	—	_	—	—	_	—	1	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 G5XEN: Reserved bit, should be fixed to 1

Bit 0 **TSEN**: Temperature sensor circuitry enable control

0: Disable

1: Enable

This bit controls the internal temperature sensor circuitry. If the temperature sensor output will be converted or the temperature sensor reference voltage will be selected as the A/D conversion reference voltage, the temperature sensor circuitry should be turned on by setting the TSEN bit high first. When the temperature sensor is enabled by setting the TSEN bit to 1, a time named as t_{TSS} should be allowed for the temperature sensor circuit to stabilise before implementing relevant temperature sensor operation.

T1 A/D Conversion Value Registers – LMSADOH, LMSADOL

A pair of read-only registers, LMSADOH and LMSADOL, are provided to store the 12-bit A/D converted value of T1. The T1 definition is described in the Temperature Measurement Function section.

Register		LMSADOH									LMSADOL					
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	_	_	_	_
R/W	R	R	R	R	R	R	R	R	R	R	R	R	_			_
POR				-	Г1 A/E	Con	verted	Value	9	~			_	_	_	_

"—": Unimplemented, read as "0" T1 A/D Conversion Value Registers

A/D Converter Operation

HOLTEK

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK} , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less or larger than the minimum or maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where special care must be taken, as the values may be less or larger than the specified A/D Clock Period range.

A/D Clock Period (tADCK) SACKS[2:0] SACKS[2:0] SACKS[2:0] SACKS[2:0] SACKS[2:0] SACKS[2:0] SACKS[2:0] SACKS[2:0] fsys = 000 = 001 = 010 = 011 = 100 = 101 = 110 = 111 (fsys/128) (fsys) (fsys/2) (fsys/4) (fsys/8) (fsys/16) (fsys/32) (fsys/64) 128µs * 1MHz 4µs 16µs ' 32µs * 64µs * 1µs 2µs 8µs 2MHz 500ns 1µs 2µs 4µs 8µs 16µs * 32µs * 64µs * 4MHz 250ns * 500ns 1µs 2µs 4µs 8µs 16µs * 32µs * 8MHz 125ns * 250ns ' 500ns 1µs 2µs 4µs 8µs 16µs *

If the input signal to be converted is the temperature sensor output voltage, the permissible A/D clock period is from 1 μ s to 2 μ s.

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is cleared to zero to reduce power consumption when the A/D converter function is not being used.

A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the power supply AV_{DD} , or from an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1~SAVRS0 bits. When the SAVRS bit field is set to "01" or "11", the A/D converter reference voltage will come from the AV_{DD} . If the temperature sensor reference voltage is required to use, the SAVRS bit field should be set to "10". As the temperature sensor circuitry is controlled by the TSEN bit, the TSEN bit should be set high to enable the temperature sensor. Otherwise, if the SAVRS bit field is set to "00", the A/D converter reference voltage will come from the VREF pin. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bit should be properly configured to disable other pin function. However, if the internal A/D converter power AV_{DD} is selected as the reference voltage, the VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin and the power supply. The analog input values must not be allowed to exceed the value of the selected A/D reference voltage.

A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PxS0 and PxS1 registers determine whether the input pins are setup as A/D converter analog input channel or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

There are some internal analog signals derived from the high performance bandgap reference voltage V_{BGREF} , the SD operational amplifier 0 output signal OPA0O and the SD operational amplifier 1 output signal OPA1O and PLT operational amplifier output signal, LINEV, or the temperature sensor output voltage which can be connected to the A/D converter as the analog input signal by configuring the SAINS2~SAINS0 bits. If the external channel input is selected to be converted, the SAINS2~SAINS0 bits should be set to "000" or "110" and the SACS3~SACS0 bits can determine which external channel is selected. If the internal analog signal is selected to be converted, the SACS3~SACS0 bits must be configured with an appropriate value to switch off the external analog channel input. Otherwise, the internal analog signal will be connected together with the external channel input. This will result in unpredictable situations.

This V_{BGREF} is the internal high performance bandgap voltage reference with driver capability. It has accurate voltage reference output when input supply voltage AV_{DD} change or temperature variation. And, this bandgap will startup at a low supply voltage. Therefore, this voltage reference has high power supply rejection ratio (PSRR) for low dropout regulator (LDO) is presented.

SAINS[2:0]	SACS[3:0]	Input Signals	Description			
000, 110	000, 110 000, 110 000~111 000~1111		External pin analog input			
			Non-existed channel, input is floating.			
001	1100~1111	V_{BGREF}	Internal high performance Bandgap reference voltage			
010	1100~1111	V _{TSO}	Internal Temperature Sensor output voltage			
011	1100~1111	OPA0O	Internal SD operational amplifier 0 output signal			
100	1100~1111	OPA10	Internal SD operational amplifier 1 output signal			
101	1100~1111	LINEV	Internal PLT operational amplifier output signal			
111	Forbidden data, SAINS2~SAINS0 bits can not be written with "111"					

A/D Converter Input Signal Selection


Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. If the conversion input signal is not the temperature sensor output, the data sampling which is defined as t_{ADS} takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an external input A/D conversion which is defined as t_{ADC} are necessary. However, an A/D conversion for an internal temperature sensor signal will take a total of 58 A/D clock cycles, which includes 46 A/D clock periods for data sampling and 12 A/D clock periods for data conversion.

Maximum single A/D conversion rate = $1/(A/D \text{ clock period} \times 16)$ (Internal Temperature sensor output signal is not used)

Maximum single A/D conversion rate = $1/(A/D \text{ clock period} \times 58)$ (Internal Temperature sensor output signal is used)

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t_{ADCK} clock cycles where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing – External Channel Inputs

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.

• Step 2

Enable the A/D by setting the ADCEN bit in the SADC0 register to 1.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS2~SAINS0 bits

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS2~SAINS0 bit field, the corresponding pins should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS3~SACS0 bit field. After this step, go to Step 6.

• Step 5

Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS2~SAINS0 bit field, the corresponding external input pin must be switched to a non-existed channel input by properly configured the SACS3~SACS0 bits. The desired internal analog signal then can be selected by configuring the SAINS2~SAINS0 bit field. After this step, go to Step 6.

• Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register. Care should be taken in this step which can refer to the A/D Converter Reference Voltage section for details.

• Step 7

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

• Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/O pins, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to 1FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 4096.


$1 \text{ LSB}=V_{\text{REF}} \div 4096$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value×(V_{REF}÷4096)

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.

Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS field.



Temperature Measurement Function

As the temperature sensor output voltage, V_{TSO} , has a linear relationship with temperature, the V_{TSO} A/D converted data value will also have a linear relationship with temperature. The current temperature Tx can be proportionally calculated from its A/D converted value ADCx using the following formula.

 $Tx (°C) = slope \times (ADCx - ADC2) + T2$

As the device has provided two sets of values which are (ADC1, T1) and (ADC2, T2). The T1 and T2 are two values of temperature and the ADC1 and ADC2 are their A/D converted values respectively. The slope can be calculated using the following formula.

slope = (T1-T2)/(ADC1-ADC2) (T1=85°C) or slope = (T1-T2)/(ADC1+4096-ADC2) (T1=175°C)

For the device, the ADC1 can be read from the LMSADOH and LMSADOL registers. When the converted value in LMSADOH register is greater than or equal to 90H, T1 is 85°C, and when it is less than 90H, T1 is 175°C. The ADC2 and T2 code are stored in the Option Memory and can be read from the Program Memory last page using the table read instruction when the Option Memory mapping function is enabled.

Name	Mapped Address in Program Memory	Description
T1	_	LMSADOH≥90H, T1=85°C LMSADOH<90H, T1=175°C
ADC1	—	12-bit T1 A/D converted value in LMSADOH & LMSADOL registers
T2	3FF5H	T2 code (00H(0°C)~FFH(51°C)) Temperature value can be converted from the code with 0.2°C/step
ADC2	3FF6H	12-bit T2 A/D converted value bit 11 ~ bit 4
ADCZ	3FF7H	4-bit T2 A/D converted value bit 3 ~ bit 0

Temperature Measurement Reference Items

The Option Memory mapping function is enabled by using the ORMC register. For more details, refer to the "Option Memory Mapping Register – ORMC" in the Special Function Register Description section.

A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an ADBZ polling method to detect the end of conversion

clr	ADE	;	disable ADC interrupt
clr	TSEN	;	disable temperature sensor circuitry
mov	a,0Bh	;	select f _{SYS} /8 as A/D clock, external channel as A/D input signal
mov	SADC1, a		and A/D internal power as reference voltage
mov	a,02h	;	setup PAS1 register to configure pin ANO
mov	PAS1,a		
mov	a,20h		
mov	SADCO,a	;	enable and connect ANO channel to A/D converter
:			
star	t_conversion:		
clr	START	;	high pulse on start bit to initiate conversion
set	START	;	reset A/D
clr	START	;	start A/D
poll	ing_EOC:		
SZ	ADBZ	;	poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp	polling_EOC	;	continue polling
mov	a,SADOL	;	read low byte conversion result value
mov	SADOL_buffer,a	;	save result to user defined register
mov	a,SADOH	;	read high byte conversion result value
mov	SADOH_buffer,a	;	save result to user defined register
:	_		
:			
jmp	start_conversion	;	start next A/D conversion




Example: using the interrupt method to detect the end of conversion

		•
clr	ADE	; disable ADC interrupt
clr	TSEN	; disable temperature sensor circuitry
mov	a,OBh	; select $f_{\mbox{\scriptsize SYS}}/8$ as A/D clock, external channel as A/D input signal
	SADC1, a	; and A/D internal power as reference voltage
		; setup PAS1 register to configure pin ANO
mov	PAS1,a	
mov	a,20h	
mov	SADCO,a	; enable and connect ANO channel to A/D converter
Star	t conversion:	
clr	START	; high pulse on START bit to initiate conversion
set	START	; reset A/D
clr	START	; start A/D
clr	ADF	; clear ADC interrupt request flag
		; enable ADC interrupt
set	EMI	; enable global interrupt
:		
:		
; AD	C interrupt service r	outine
ADC_	ISR:	
mov	acc_stack,a	; save ACC to user defined memory
mov	a,STATUS	
mov	status_stack,a	; save STATUS to user defined memory
:		
:		
mov	a,SADOL	; read low byte conversion result value
		; save result to user defined register
mov	a,SADOH	; read high byte conversion result value
mov	SADOH_buffer,a	; save result to user defined register
:		
:		
EXIT	_INT_ISR:	
mov	a,status_stack	
mov	STATUS,a	; restore STATUS from user defined memory
mov	a,acc_stack	; restore ACC from user defined memory
reti		

Sink Current Generator

The sink current source generator could provide constant current no matter what V_{ISINK} voltage is from 1.0V~3.6V. The constant current value is controlled by the ISGDATA0/ISGDATA1 register, and the sink current range is 50mA~360mA.



Sink Current Generator Registers

There are a series of registers control the overall operation of the Sink Current Generator function.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
ISGENC	ISGEN	—		_	_	_	ISGS1	ISGS0	
ISGDATA0	_	_		D4	D3	D2	D1	D0	
ISGDATA1	—	—		D4	D3	D2	D1	D0	

Sink Current Generator Register List

ISGENC Register

Bit	7	6	5	4	3	2	1	0
Name	ISGEN	—	—	—	—	—	ISGS1	ISGS0
R/W	R/W	—	—	—	—	—	R/W	R/W
POR	0	_	—	—	_	—	0	0

Bit 7 ISGEN: Sink current generator enable control

0: Disable 1: Enable

When the ISGEN bit is cleared to zero to disable the sink current generator, the ISINK0 and ISINK1 pin status are $V_{ISINK0/1}$ =floating, $I_{ISINK0/1}$ =0.

Bit 6~2 Unimplemented, read as "0"

Bit 1 ISGS1: ISINK1 pin sink current control 0: Disable 1: Enable

Bit 0 ISGS0: ISINK0 pin sink current control

0: Disable

1: Enable

ISGDATA0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	D4	D3	D2	D1	D0
R/W	_	_	—	R/W	R/W	R/W	R/W	R/W
POR	—	_	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **D4~D0**: Sink current generator control for ISINK0 pin

Current value (mA)= $50+10\times(ISGDATA0[4:0])$

Refer to "Sink Current Generator Electrical Characteristics" table for more details.

ISGDATA1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	D4	D3	D2	D1	D0
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	_	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"


Bit 4~0 D4~D0: Sink current generator control for ISINK1 pin

Current value (mA)=50+5×(ISGDATA1[4:0])

Refer to "Sink Current Generator Electrical Characteristics" table for more details.

16-bit Voice D/A Converter

The device has a 16-bit D/A Converter. The circuit is a 16-bit R2R D/A Converter for audio application. Its reference voltage comes from analog supply voltage only, and can be power down to save power. The 16-bit D/A Converter is good for voice or audio application. Although this D/A Converter is not general one-to-one digital to analog conversion, it provides not bad and same audio quality no matter what small or big voice. Note that the D/A Converter voltage is amplified and buffer output by OPAMP.



16-bit D/A Converter Block Diagram

D/A Converter Registers

Overall operation of the D/A Converter is controlled by using three registers. There are a 16-bit D/A Converter data high byte register, DAH, a 16-bit D/A Converter data low byte register, DAL, and a control register named as DACC is used to control the function and operation of the D/A converter.



Register	Bit							
Name	7	6	5	4	3	2	1	0
DAH	D15	D14	D13	D12	D11	D10	D9	D8
DAL	D7	D6	D5	D4	D3	D2	D1	D0
DACC		—		—		—	_	DACEN

16-bit D/A Converter Register List

DAH register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: 16-bit D/A converter data high byte

The 16-bit D/A converter Data low byte register, known as DAL, should first be modified and then followed by the DAH register modification. Each time when the DAH register is written, the whole 16-bit data will be loaded into the D/A converter and a conversion cycle will be initiated. Note that the D/A converter should first be enabled before the D/A converter data is updated.

DAL register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 16-bit D/A converter data low byte

Writing this register will only write the data to the shadow buffer and writing the DAH register will simultaneously copy the shadow buffer data to the DAL register. Note that the D/A converter should first be enabled before the D/A converter is updated.

DACC register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	DACEN
R/W	—	—	—	—	—	—	—	R/W
POR	_	_		_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 DACEN: D/A converter enable or disable control

0: Disable

1: Enable

If the D/A converter is enable, users must wait t_{DACS} time to ensure the D/A converter circuit is stable. A time t_{DACS} should be allowed for the D/A converter circuit to stabilize. And the 16-bit D/A converter data register should be updated after D/A converter circuit is stable.

Serial Interface Module – SIM

The device contains a Serial Interface Module, which includes both the four line SPI interface and the two line I²C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I²C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins therefore the SIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As both interface types share the same pins and registers, the choice of whether the SPI or I²C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O are selected using pull-high control registers when the SIM function is enabled and the corresponding pins are used as SIM input pins.

SPI Interface


HOLTEK

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provide only one \overline{SCS} pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

SPI Interface Operation

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and \overline{SCS} . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and \overline{SCS} is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I²C function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMC0 and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single \overline{SCS} pin only one slave device can be utilized. The \overline{SCS} pin is controlled by software, set CSEN bit to 1 to enable \overline{SCS} pin function, set CSEN bit to 0 the \overline{SCS} pin will be floating state.




SPI Master/Slave Connection

The SPI function in the device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF	
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF	
SIMD	D7	D6	D5	D4	D3	D2	D1	D0	

SPI Register List

SPI Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: SIM data register bit 7~bit 0

SPI Control Registers

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I²C function. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

SIMC0 Register

HOLTEK

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	1	1	1	—	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is f_{SYS}/16

010: SPI master mode; SPI clock is $f_{SYS}/64$

011: SPI master mode; SPI clock is fsub

100: SPI master mode; SPI clock is STM0 CCRP interrupt frequency/2

101: SPI slave mode

110: I2C slave mode

111: Unused

These bits setup the overall operating mode of the SIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from STM0 CCRP interrupt and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 Unimplemented, read as "0"

Bit 3~2 SIMDEB1~SIMDEB0: I²C Debounce Time Selection

These bits are only available when the SIM is configured to operate in the I²C mode. Refer to the I²C register section.

Bit 1 SIMEN: SIM Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and \overline{SCS} , or SDA and SCL lines will lose their SPI or I²C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI Incomplete Flag

0: SIM SPI communication incompleted did not occur

1: SIM SPI conmunication incompleted occurred

This bit is only available when the SIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the \overline{SCS} line is pulled high by the external master device before the SPI data receive is completely finished, the SIMICF bit will be set to 1 together with the TRF bit set high. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.



SIMC2 Register 2 Bit 7 6 5 4 3 1 0 CKPOLB CSEN WCOL TRF Name D7 D6 CKEG MLS R/W R/W R/W R/W R/W R/W R/W R/W R/W POR 0 0 0 0 0 0 0 0 Bit 7~6 D7~D6: Undefined bits These bits can be read or written by application program. Bit 5 CKPOLB: SPI clock line base condition selection 0: The SCK line will be high when the clock is inactive 1: The SCK line will be low when the clock is inactive The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. Bit 4 CKEG: SPI SCK clock active edge type selection CKPOLB=0 0: SCK is high base level when the clock is inactive and data capture at SCK rising edge 1: SCK is high base level when the clock is inactive and data capture at SCK falling edge CKPOLB=1 0: SCK is low base level when the clock is inactive and data capture at SCK falling edge 1: SCK is low base level when the clock is inactive and data capture at SCK rising edge The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit. MLS: SPI data shift order Bit 3 0: LSB first 1: MSB first This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first. Bit 2 CSEN: SPI SCS pin control 0: Disable 1: Enable The CSEN bit is used as an enable/disable for the SCS pin. If this bit is low, then the $\overline{\text{SCS}}$ pin will be disabled and placed into a floating condition. If the bit is high the $\overline{\text{SCS}}$ pin will be enabled and used as a select pin. Bit 1 WCOL: SPI write collision flag 0: No collision 1: Collision The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program. Bit 0 TRF: SPI Transmit/Receive complete flag 0: SPI data is being transferred 1: SPI data transmission is completed The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must set to "0" by the application program.


It can be used to generate an interrupt.

SPI Communication


HOLTEK

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an \overline{SCS} signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and \overline{SCS} signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in certain IDLE Modes in which the clock source used by the SPI interface is still active.



SPI Slave Mode Timing – CKEG=0



SPI Transfer Control Flowchart

SPI Bus Enable/Disable

HOLTEK

To enable the SPI bus, set CSEN=1 and $\overline{SCS}=0$, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set high. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and \overline{SCS} can become I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

SPI Operation Steps

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the \overline{SCS} line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the \overline{SCS} line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit in the SIMC0 are set high, this will place the SDI line in a floating condition and the SIMC0 are set high, this will place the SDI line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and \overline{SCS} , SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

Master Mode:

• Step 1

Select the SPI Master mode and clock source using the SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and $\overline{\text{SCS}}$ lines to output the data. After this, go to step5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a SIM SPI serial bus interrupt.

• Step 7 Read data from the SIMD register.



- Step 8
 - Clear TRF.
- Step 9 Go to step 4.

Slave Mode:

• Step 1

Select the SPI Slave mode using the SIM2~SIM0 bits in the SIMC0 control register

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and SDO signal. After this, go to step5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a SPI serial bus interrupt.


- Step 7 Read data from the SIMD register.
- Step 8
- Clear TRF.
- Step 9 Go to step 4.

Error Detection

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I²C Master Slave Bus Connection

I²C Interface Operation


HOLTEK

The I²C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I²C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register.







I²C Interface Operation

The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I²C data transfer speed, there exists a relationship between the system clock, f_{SYS} , and the I²C debounce time. For either the I²C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I ² C Debounce Time Selection	I ² C Standard Mode (100kHz)	I ² C Fast Mode (400kHz)
No Debounce	f _{SYS} >2MHz	f _{sys} >4MHz
2 system clock debounce	f _{SYS} >4MHz	f _{sys} >8MHz
4 system clock debounce	f _{sys} >4MHz	f _{sys} >8MHz

I²C Minimum f_{SYS} Frequency

I²C Registers

There are three control registers associated with the I^2C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
SIMD	D7	D6	D5	D4	D3	D2	D1	D0
SIMA	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0

I²C Registers List

I²C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C function. Before the device writes data to the I²C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I²C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I²C bus must be made via the SIMD register.

SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: SIM data register bit 7~bit 0

I²C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address is stored. Bits $7\sim1$ of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I²C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	0	0	0	0	0	0	0	_

Bit 7~1 SIMA6~SIMA0: I²C slave address

SIMA6~SIMA0 is the I²C slave address bit 6~bit 0.

Bit 0 **D0**: Reserved, can be read or written by application program

I²C Control Registers

There are three control registers for the I^2C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the I^2C communication status. Another register, SIMTOC, is used to control the I^2C time-out function and is described in the corresponding section.

SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	1	1	1	—	0	0	0	0

Bit 7~5 SIM

SIM2~SIM0: SIM Operating Mode Control 000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is fsys/16

010: SPI master mode; SPI clock is $f_{SYS}/64$

011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is STM0 CCRP interrupt frequency/2

- 101: SPI slave mode
- 110: I²C slave mode
- 111: Unused

These bits setup the overall operating mode of the SIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from STM0 CCRP interrupt and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.



Bit 4	Unimplemented, read as "0"	
-------	----------------------------	--

Bit 3~2 SIMDEB1~SIMDEB0: I²C Debounce Time Selection

- 00: No debounce
- 01: 2 system clock debounce
- 1x: 4 system clock debounce

These bits are used to select the I²C debounce time when the SIM is configured as the I²C interface function by setting the SIM2~SIM0 bits to "110".

Bit 1 SIMEN: SIM Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the <u>SIMEN</u> bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and \overline{SCS} , or SDA and SCL lines will lose their SPI or I²C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI Incomplete Flag This bit is only available when the SIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

SIMC1 Register

	<u> </u>										
Bit	7	6	5	4	3	2	1	0			
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK			
R/W	R	R	R	R/W	R/W	R	R/W	R			
POR	1	0	0	0	0	0	0	1			
Bit 7	0: Data 1: Con The HC transferr		ansferred an 8-bit dat ne data tran completion	a transfer nsfer flag.	This flag			ta is being igh and an			
Bit 6	0: Not 1: Add The HA device a	ddress is th	ttch the address e same as t	match flag		dress. If the	e addresses	if the slave match then			
Bit 5	HBB: I ² 0: I ² C 1: I ² C The HB which w	C Bus busy Bus is not b Bus is busy B flag is th ill occur w	flag ousy ne I ² C busy hen a STA	7 flag. This RT signal i	flag will l	be "1" whe	en the I ² C b	ous is busy o "0" when			
Bit 4	HTX: Se 0: Slav		ive device i the receive	s transmitte r	er or receive						

	Bit 3	TXAK : I ² C Bus transmit acknowledge flag
		0: Slave send acknowledge flag 1: Slave do not send acknowledge flag
		The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device.
		The slave device must always set TXAK bit to "0" before further data is received.
	Bit 2	SRW: I ² C Slave Read/Write flag
		0: Slave device should be in receive mode
		1: Slave device should be in transmit mode
		The SRW flag is the I ² C Slave Read/Write flag. This flag determines whether
		the master device wishes to transmit or receive data from the $I^2 C$ bus. When the
		transmitted address and slave address is match, that is when the HAAS flag is set high,
		the slave device will check the SRW flag to determine whether it should be in transmit
		mode or receive mode. If the SRW flag is high, the master is requesting to read data
		from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in
		receive mode to read this data.
	Bit 1	IAMWU: I ² C Address Match Wake-up MCU control
	Dit 1	0: Disable
		1: Enable
		This bit should be set to 1 to enable the I ² C address match wake up MCU from the
		SLEEP or IDLE Mode. If the IAMWU bit has been set high before entering either the
		SLEEP or IDLE mode to enable the $I^2\!C$ address match wake up MCU, then this bit
		must be cleared by the application program after wake-up to ensure correction device
		operation.
	Bit 0	RXAK: I ² C Bus Receive acknowledge flag
		0: Slave receive acknowledge flag
		1: Slave does not receive acknowledge flag
		The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it
		means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device
		checks the RXAK flag to determine if the master receiver wishes to receive the next
		byte. The slave transmitter will therefore continue sending out data until the RXAK
		flag is "1". When this occurs, the slave transmitter will release the SDA line to allow
		the master to send a STOP signal to release the I ² C Bus.
I ² C E	Bus Comm	unication
	Communicat	tion on the I ² C bus requires four separate steps, a START signal, a slave device address

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an I²C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I²C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/ write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1


Set the SIM2~SIM0 and SIMEN bits in the SIMC0 register to "110" and "1" respectively to enable the I²C bus.

• Step 2

Write the slave address of the device to the I²C bus address register SIMA.

• Step 3

Set the interrupt enable bit SIME of the interrupt control register to enable the SIM interrupt.



I²C Bus Initialisation Flow Chart

I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

I²C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an SIM I²C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or the I²C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

I²C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes

to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.


I²C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".

I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



I²C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.






I²C Bus ISR Flow Chart

I²C Time-out Control

In order to reduce the problem of I²C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I²C is not received for a while, then the I²C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I²C bus "START" & "Address Match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I²C "STOP" condition occurs.



When an I²C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I²C interrupt vector. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I ² C Time-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

I²C Registers after Time-out

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula: $((1\sim64)\times32)/f_{SUB}$. This gives a time-out period which ranges from about 1ms to 64ms.

SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7	SIMTOEN: SIM I ² C Time-out control 0: Disable 1: Enable
Bit 6	SIMTOF: SIM I ² C Time-out flag 0: No time-out occurred 1: Time-out occurred
Bit 5~0	SIMTOS5~SIMTOS0 : SIM I ² C Time-out period selection I ² C time-out clock source is $f_{SUB}/32$. I ² C time-out period=(SIMTOS[5:0]+1)×(32/f_{SUB}).


UART Interface

The device contains two integrated full-duplex or half-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

HOLTEK

The integrated UART function contains the following features:


- · Full-duplex or half-duplex (single wire mode) asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- RXn/TXn pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver Full
 - Receiver Overrun
 - Address Mode Detect



MCU Data Bus

UARTn Data Transfer Block Diagram – SWMn=0 (n=0~1)





UARTn Data Transfer Block Diagram – SWMn=1 (n=0~1)

UART External Pins

To communicate with an external serial interface, the internal UARTn has two external pins known as TXn and RXn/TXn, which are pin-shared with I/O or other pin functions. The TXn and RXn/TXn pin function should first be selected by the pin-shared function selection register before the UARTn function is used. Along with the UARTENn bit, the TXENn and RXENn bits, if set, will setup these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the TXn or RXn/TXn pin function is disabled by clearing the UARTENn, TXENn or RXENn bit, the TXn or RXn/TXn pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TXn or RXn/TXn pin or not is determined by the corresponding I/O pull-high function control bit.

UART Single Wire Mode

The UARTn function also supports a Single Wire Mode communication which is selected using the SWMn bit in the UnCR3 register. When the SWMn bit is set high, the UARTn function will be in the single wire mode. In the single wire mode, a single RXn/TXn pin can be used to transmit and receive data depending upon the corresponding control bits. When the RXENn bit is set high, the RXn/TXn pin is used as a receiver pin. When the RXENn bit is cleared to zero and the TXENn bit is set high, the RXn/TXn pin will act as a transmitter pin.

It is recommended not to set both the RXENn and TXENn bits high in the single wire mode. If both the RXENn and TXENn bits are set high, the RXENn bit will have the priority and the UARTn will act as a receiver.

It is important to note that the functional description in this UARTn chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the TXn pin mentioned in this chapter should be replaced by the RXn/TX npin to understand the whole UARTn single wire mode function.

In the single wire mode, the data can also be transmitted on the TXn pin in a transmission operation with proper software configurations. Therefore, the data will be output on the RXn/TXn and TXn pins.

UART Data Transfer Scheme

The above block diagram shows the overall data transfer structure arrangement for the UARTn. The actual data to be transmitted from the MCU is first transferred to the TXR_RXRn register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TXn pin at a rate controlled by the Baud Rate Generator. Only the TXR_RXRn register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UARTn is accepted on the external RXn/TXn pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR_RXRn register, where it is buffered and can be manipulated by the application program. Only the TXR_RXRn register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the TXR_RXRn register is used for both data transmission and data reception.

UART Status and Control Registers

There are six control registers associated with the UARTn function. The SWMn bit in the UnCR3 register is used to enable/disable the UARTn Single Wire Mode. The UnSR, UnCR1 and UnCR2 registers control the overall function of the UARTn, while the BRGn register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR_RXRn data register.

Register				В	Bit							
Name	7	6	5	4	3	2	1	0				
UnSR	PERRn	NFn	FERRn	OERRn	RIDLEn	RXIFn	TIDLEn	TXIFn				
UnCR1	UARTENn	BNOn	PRENn	PRTn	STOPSn	TXBRKn	RX8n	TX8n				
UnCR2	TXENn	RXENn	BRGHn	ADDENn	WAKEn	RIEn	TIIEn	TEIEn				
UnCR3	—			_		_		SWMn				
TXR_RXRn	D7	D6	D5	D4	D3	D2	D1	D0				
BRGn	D7	D6	D5	D4	D3	D2	D1	D0				

UARTn Register List (n=0~1)

UnSR Register

The UnSR register is the status register for the UARTn, which can be read by the program to determine the present status of the UARTn. All flags within the UnSR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERRn	NFn	FERRn	OERRn	RIDLEn	RXIFn	TIDLEn	TXIFn
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERRn**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERRn flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared to zero by a software sequence which involves a read to the status register UnSR followed by an access to the TXR_RXRn data register.

Bit 6 NFn: Noise flag

0: No noise is detected

1: Noise is detected

The NFn flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UARTn has detected noise on the receiver input. The NFn flag is set during the same cycle as the RXIFn flag but will

not be set in the case of as overrun. The NFn flag can be cleared to zero by a software sequence which will involve a read to the status register UnSR followed by an access to the TXR RXRn data register.

Bit 5 **FERRn**: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERRn flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared to zero by a software sequence which will involve a read to the status register UnSR followed by an access to the TXR_RXRn data register.

Bit 4 **OERRn**: Overrun error flag 0: No overrun error is detected 1: Overrun error is detected

The OERRn flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR_RXRn receive data register. The flag is cleared to zero by a software sequence, which is a read to the status register UnSR followed by an access to the TXR_RXRn data register.

Bit 3 **RIDLEn**: Receiver status

Bit 2

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLEn flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLEn bit is "1" indicating that the UARTn receiver is idle and the RXn/TXn pin stays in logic high condition.

RXIFn: Receive TXR_RXRn data register status

0: TXR_RXRn data register is empty

1: TXR_RXRn data register has available data

The RXIFn flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR_RXRn read data register is empty. When the flag is "1", it indicates that the TXR_RXRn read data register contains new data. When the contents of the shift register are transferred to the TXR_RXRn register, an interrupt is generated if RIEn=1 in the UnCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NFn, FERRn, and/or PERRn are set within the same clock cycle. The RXIFn flag will eventually be cleared to zero when the UnSR register is read with RXIFn set, followed by a read from the TXR_RXRn register, and if the TXR_RXRn register has no more new data available.

Bit 1 TIDLEn: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLEn flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIFn flag is "1" and when there is no transmit data or break character being transmitted. When TIDLEn is equal to "1", the TXn pin becomes idle with the pin state in logic high condition. The TIDLEn flag is cleared to zero by reading the UnSR register with TIDLEn set and then writing to the TXR_RXRn register. The flag is not generated when a data character or a break is queued and ready to be sent.



Bit 0

TXIFn: Transmit TXR_RXRn data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR_RXRn data register is empty)

The TXIFn flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR_RXRn data register. The TXIFn flag is cleared to zero by reading the UARTn status register (UnSR) with TXIFn set and then writing to the TXR_RXRn data register. Note that when the TXENn bit is set, the TXIFn flag bit will also be set since the transmit data register is not yet full.

UnCR1 Register

The UnCR1 register together with the UnCR2 and UnCR3 registers are the three UARTn control registers that are used to set the various options for the UARTn function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTENn	BNOn	PRENn	PRTn	STOPSn	TXBRKn	RX8n	TX8n
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x": unknown

Bit 7 UARTENn: UARTn function enable control

0: Disable UARTn. TXn and RXn/TXn pins are in a floating state

1: Enable UARTn. TXn and RXn/TXn pins can function as UARTn pins

The UARTENn bit is the UARTn enable bit. When this bit is equal to "0", the UARTn will be disabled and the RXn/TXn pin as well as the TXn pin will be in a floating state. When the bit is equal to "1", the UARTn will be enabled and the TXn and RXn/TXn pins will function as defined by the SWMn mode selection bit together with the TXENn and RXENn enable control bits.

When the UARTn is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UARTn is disabled, all error and status flags will be reset. Also the TXENn, RXENn, TXBRKn, RXIFn, OERRn, FERRn, PERRn and NFn bits will be cleared to zero, while the TIDLEn, TXIFn and RIDLEn bits will be set high. Other control bits in UnCR1, UnCR2, UnCR3 and BRGn registers will remain unaffected. If the UARTn is active and the UARTENn bit is cleared to zero, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UARTn is re-enabled, it will restart in the same configuration.

Bit 6 BNOn: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8n and TX8n will be used to store the 9th bit of the received and transmitted data respectively.

Note that the 9th bit of data if BNOn=1, or the 8th bit of data if BNOn=0, which is used as the parity bit, does not transfer to RX8n or TXR_RXRn.7 respectively when the parity function is enabled.

Bit 5 **PRENn**: Parity function enable control

- 0: Parity function is disabled
 - 1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.

Bit 4	 PRTn: Parity type selection bit 0: Even parity for parity generator 1: Odd parity for parity generator
	This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.
Bit 3	STOPSn: Number of Stop bits selection0: One stop bit format is used1: Two stop bits format is usedThis bit determines if one or two stop bits are to be used. When this bit is equal to "1",
	two stop bits are used. If this bit is equal to "0", then only one stop bit is used.
Bit 2	TXBRKn : Transmit break character 0: No break character is transmitted 1: Break characters transmit
	The TXBRKn bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TXn pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRKn bit is reset.
Bit 1	RX8n: Receive data bit 8 for 9-bit data transfer format (read only)
	This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8n. The BNOn bit is used to determine whether data transfers are in 8-bit or 9-bit format.
Bit 0	TX8n : Transmit data bit 8 for 9-bit data transfer format (write only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8n. The BNOn bit is used to determine whether data transfers are in 8-bit or 9-bit format.

UnCR2 Register

The UnCR2 register is the second of the two UARTn control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UARTn Transmitter and Receiver as well as enabling the various UARTn interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXENn	RXENn	BRGHn	ADDENn	WAKEn	RIEn	TIIEn	TEIEn
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **TXENn**: UARTn Transmitter enabled control

0: UARTn transmitter is disabled

1: UARTn transmitter is enabled

The bit named TXENn is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TXn pin will be in a floating state.

If the TXENn bit is equal to "1" and the UARTENn bit is also equal to "1", the transmitter will be enabled and the TXn pin will be controlled by the UARTn. Clearing the TXENn bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TXn pin will be in a floating state.

Bit 6 **RXENn**: UARTn Receiver enabled control

0: UARTn receiver is disabled

1: UARTn receiver is enabled

The bit named RXENn is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RXn/TXn pin will be in a floating state. If the RXENn bit is equal to "1" and the UARTENn bit is also equal to "1", the receiver will be enabled and the RXn/TXn pin will be controlled by the UARTn. Clearing the RXENn bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RXn/TXn pin will be in a floating state.

Bit 5 BRGHn: Baud Rate speed selection

0: Low speed baud rate

1: High speed baud rate

The bit named BRGHn selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRGn, controls the Baud Rate of the UARTn. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 ADDENn: Address detect function enable control 0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDENn is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to TXR_RXRn.7 if BNOn=0 or the 9th bit, which corresponds to RX8n if BNOn=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNOn. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

WAKEn: RXn/TXn pin wake-up UARTn function enable control

0: RXn/TXn pin wake-up UARTn function is disabled

1: RXn/TXn pin wake-up UARTn function is enabled

This bit is used to control the wake-up UARTn function when a falling edge on the RXn/TXn pin occurs. Note that this bit is only available when the UARTn clock (f_H) is switched off. There will be no RXn/TXn pin wake-up UARTn function if the UARTn clock (f_H) exists. If the WAKEn bit is set to 1 as the UARTn clock (f_H) is switched off, a UARTn wake-up request will be initiated when a falling edge on the RXn/TXn pin occurs. When this request happens and the corresponding interrupt is enabled, an RXn/TXn pin wake-up UARTn function by switching on the UARTn clock (f_H) via the application program. Otherwise, the UARTn function can not resume even if there is a falling edge on the RXn/TXn pin when the WAKEn bit is cleared to 0.

Bit 2 **RIEn**: Receiver interrupt enable control

0: Receiver related interrupt is disabled

1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERRn or receive data available flag RXIFn is set, the UARTn interrupt request flag will be set. If this bit is equal to "0", the UARTn interrupt request flag will not be influenced by the condition of the OERRn or RXIFn flags.

Bit 1 TIIEn:

Bit 3

TIIEn: Transmitter Idle interrupt enable control

0: Transmitter idle interrupt is disabled

1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLEn is set, due to a transmitter idle condition, the UARTn interrupt request flag will be set. If this bit is equal to "0", the UARTn interrupt request flag will not be influenced by the condition of the TIDLEn flag.

Bit 0 **TEIEn**: Transmitter Empty interrupt enable control

0: Transmitter empty interrupt is disabled

1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIFn is set, due to a transmitter empty condition, the UARTn interrupt request flag will be set. If this bit is equal to "0", the UARTn interrupt request flag will not be influenced by the condition of the TXIFn flag.

UnCR3 Register

HOLTEK

The UnCR3 register is used to enable the UARTn Single Wire Mode communication. As the name suggests in the single wire mode the UARTn communication can be implemented in one single line, RXn/TXn, together with the control of the RXENn and TXENn bits in the UnCR2 register.

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	SWMn
R/W	—	—	—	—	—	—	—	R/W
POR	—	—	—	—	—	—	—	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 SWMn: Single Wire Mode enable control

0: Disable, the RXn/TXn pin is used as UARTn receiver function only

1: Enable, the RXn/TXn pin can be used as UARTn receiver or transmitter function controlled by the RXENn and TXENn bits

Note that when the Single Wire Mode is enabled, if both the RXENn and TXENn bits are high, the RXn/TXn pin will just be used as UARTn receiver input.

• TXR_RXRn Register

The TXR_RXRn register is the data register which is used to store the data to be transmitted on the TXn pin or being received from the RXn/TXn pin.

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: UARTn Transmit/Receive Data bit 7~bit 0

BRGn Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: Baud Rate values

By programming the BRGHn bit in UnCR2 Register which allows selection of the related formula described above and programming the required value in the BRGn register, the required baud rate can be setup.

Note: Baud rate= $f_H/[64\times(N+1)]$ if BRGHn=0;

Baud rate= $f_{\rm H}/[16\times(N+1)]$ if BRGHn=1.

Baud Rate Generator

To setup the speed of the serial data communication, the UARTn function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRGn and the second is the value of the BRGHn bit with the control register UnCR2. The BRGHn bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRGn register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRGn register and has a range of between 0 and 255.

UnCR2 BRGHn Bit	0	1
Baud Rate (BR)	f _H /[64×(N+1)]	f _H /[16×(N+1)]

By programming the BRGHn bit which allows selection of the related formula and programming the required value in the BRGn register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRGn register, there will be an error associated between the actual and requested value. The following example shows how the BRGn register value N and the error value can be calculated.

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with BRGHn cleared to zero determine the BRGn register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate $BR=f_{H}/[64\times(N+1)]$

Re-arranging this equation gives $N=[f_H/(BR\times 64)] - 1$

Giving a value for N=[4000000/(4800×64)] - 1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the BRGn register. This gives an actual or calculated baud rate value of $BR=4000000/[64\times(12+1)]=4808$

Therefore the error is equal to (4808 - 4800)/4800=0.16%.

UART Setup and Control

For data transfer, the UARTn function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UARTn hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNOn, PRTn, PRENn, and STOPSn bits in the UnCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UARTn transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UARTn function is controlled using the UARTENn bit in the UnCR1 register. If the UARTENn, TXENn and RXENn bits are set, then these two UARTn pins will act as normal TXn output pin and RXn/TXn input pin respectively. If no data is being transmitted on the TXn pin, then it will default to a logic high value.

Clearing the UARTENn bit will disable the TXn and RXn/TXn pins and allow these two pins to be used as normal I/O or other pin-shared functional pins. When the UARTn function is disabled the

buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UARTn will also reset the error and status flags with bits TXENn, RXENn, TXBRKn, RXIFn, OERRn, FERRn, PERRn and NFn being cleared while bits TIDLEn, TXIFn and RIDLEn will be set. The remaining control bits in the UnCR1, UnCR2, UnCR3 and BRGn registers will remain unaffected. If the UARTENn bit in the UnCR1 register is cleared while the UARTn is active, then all pending transmissions and receptions will be immediately suspended and the UARTn will be reset to a condition as defined above. If the UARTn is then subsequently re-enabled, it will restart again in the same configuration.

Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UnCR1 register. The BNOn bit controls the number of data bits which can be set to either 8 or 9, the PRTn bit controls the choice of odd or even parity, the PRENn bit controls the parity on/off function and the STOPSn bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	······································		Stop Bit						
Example of 8	Example of 8-bit Data Formats									
1	8	0	0	1						
1	7	0	1	1						
1	7	1	0	1						
Example of 9	-bit Data Form	nats		-						
1	9	0	0	1						
1	8	0	1	1						
1	1 8		0	1						

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the BNOn bit in the UnCR1 register. When BNOn bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8n bit in the UnCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSRn, whose data is obtained from the transmit data register, which is known as the TXR_RXRn register. The data to be transmitted is loaded into this TXR_RXRn register by the application program. The TSRn register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSRn can then be loaded with new data from the TXR_RXRn

register, if it is available. It should be noted that the TSRn register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXENn bit is set, but the data will not be transmitted until the TXR_RXRn register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR_RXRn register, after which the TXENn bit can be set. When a transmission of data begins, the TSRn is normally empty, in which case a transfer to the TXR_RXRn register will result in an immediate transfer to the TSRn. If during a transmission the TXENn bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TXn output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UARTn is transmitting data, the data is shifted on the TXn pin from the shift register, with the least significant bit first. In the transmit mode, the TXR_RXRn register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8n bit in the UnCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNOn, PRTn, PRENn and STOPSn bits to define the required word length, parity type and number of stop bits.
- Setup the BRGn register to select the desired baud rate.
- Set the TXENn bit to ensure that the TXn pin is used as a UARTn transmitter pin.
- Access the UnSR register and write the data that is to be transmitted into the TXR_RXRn register. Note that this step will clear the TXIFn bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIFn=0, data will be inhibited from being written to the TXR_RXRn register. Clearing the TXIFn flag is always achieved using the following software sequence:

- 1. A UnSR register access
- 2. A TXR_RXRn register write execution

The read-only TXIFn flag is set by the UARTn hardware and if set indicates that the TXR_RXRn register is empty and that other data can now be written into the TXR_RXRn register without overwriting the previous data. If the TEIEn bit is set then the TXIFn flag will generate an interrupt.

During a data transmission, a write instruction to the TXR_RXRn register will place the data into the TXR_RXRn register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR_RXRn register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIFn bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLEn bit will be set. To clear the TIDLEn bit the following software sequence is used:

- 1. A UnSR register access
- 2. A TXR_RXRn register write execution

Note that both the TXIFn and TIDLEn bits are cleared by the same software sequence.

Transmit Break

HOLTEK

If the TXBRKn bit is set high and the state keeps for a time greater than $[(BRG+1)\times t_H]$, then the break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRKn bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRKn bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRKn bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

UART Receiver

The UARTn is capable of receiving word lengths of either 8 or 9 bits. If the BNOn bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8n bit of the UnCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSRn. The data which is received on the RXn/TXn external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RXn/TXn pin is sampled for the stop bit, the received data in RSRn is transferred to the receive data register, if the register is empty. The data which is received on the external RXn/TXn input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RXn/TXn pin. It should be noted that the RSRn register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UARTn receiver is receiving data, the data is serially shifted in on the external RXn/TXn pin input, LSB first. In the read mode, the TXR_RXRn register forms a buffer between the internal bus and the receiver shift register. The TXR_RXRn register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from TXR_RXRn before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error OERRn will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNOn, PRTn and PRENn bits to define the word length, parity type.
- Setup the BRGn register to select the desired baud rate.
- Set the RXENn bit to ensure that the RXn/TXn pin is used as a UARTn receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIFn bit in the UnSR register will be set when the TXR_RXRn register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the TXR_RXRn register, then if the RIEn bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIFn bit can be cleared using the following software sequence:

1. A UnSR register access

2. A TXR RXRn register read execution



Receiving Break

Any break character received by the UARTn will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNOn bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNOn plus one stop bit. The RXIFn bit is set, FERRn is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLEn bit is set. A break is regarded as a character that contains only zeros with the FERRn flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERRn flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLEn read only flag will go high when the stop bits have not yet been received. The received on the UARTn registers will result in the following:

- The framing error flag, FERRn, will be set.
- The receive data register, TXR_RXRn, will be cleared.
- The OERRn, NFn, PERRn, RIDLEn or RXIFn flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the UnSR register, otherwise known as the RIDLEn flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLEn flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag RXIFn in the UnSR register is set by an edge generated by the receiver. An interrupt is generated if RIEn=1, when a word is transferred from the Receive Shift Register, RSRn, to the Receive Data Register, TXR_RXRn. An overrun error can also generate an interrupt if RIEn=1.

Managing Receiver Errors

Several types of reception errors can occur within the UARTn module, the following section describes the various types and how they are managed by the UARTn.

Overrun Error – OERR

The TXR_RXRn register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the TXR_RXRn register. If this is not done, the overrun error flag OERRn will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERRn flag in the UnSR register will be set.
- The TXR_RXRn contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIEn bit is set.

The OERRn flag can be cleared by an access to the UnSR register followed by a read to the TXR_RXRn register.

Noise Error – NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NFn, in the UnSR register will be set on the rising edge of the RXIFn bit.
- Data will be transferred from the Shift register to the TXR_RXRn register.
- No interrupt will be generated. However this bit rises at the same time as the RXIFn bit which itself generates an interrupt.

Note that the NFn flag is reset by a UnSR register read operation followed by a TXR_RXRn register read operation.

Framing Error – FERR

The read only framing error flag, FERRn, in the UnSR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERRn flag will be set. The FERRn flag and the received data will be recorded in the UnSR and TXR_RXRn registers respectively, and the flag is cleared in any reset.

Parity Error – PERR


The read only parity error flag, PERRn, in the UnSR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PRENn=1, and if the parity type, odd or even is selected. The read only PERRn flag and the received data will be recorded in the UnSR and TXR_RXRn registers respectively. It is cleared on any reset, it should be noted that the flags, FERRn and PERRn, in the UnSR register should first be read by the application program before reading the data word.

UART Interrupt Structure

Several individual UARTn conditions can generate a UARTn interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RXn/TXn pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding UnSR register flags which will generate a UARTn interrupt if its associated interrupt enable control bit in the UnCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UARTn interrupt sources.

The address detect condition, which is also a UARTn interrupt source, does not have an associated flag, but will generate a UARTn interrupt when an address detect condition occurs if its function is enabled by setting the ADDENn bit in the UnCR2 register. An RXn/TXn pin wake-up, which is also a UARTn interrupt source, does not have an associated flag, but will generate a UARTn interrupt if the UARTn clock ($f_{\rm H}$) source is switched off and the WAKEn and RIEn bits in the UnCR2 register are set when a falling edge on the RXn/TXn pin occurs.

Note that the UnSR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UARTn, the details of which are given in the UARTn register section. The overall UARTn interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UARTn module is masked out or allowed.



UARTn Interrupt Structure (n=0~1)

Address Detect Mode

Setting the Address Detect Mode bit, ADDENn, in the UnCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIFn flag. If the ADDENn bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URNE, MFnE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNOn=1 or the 8th bit if BNOn=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDENn bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIFn flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PRENn to zero.

ADDENn	9th bit if BNOn=1, 8th bit if BNOn=0	UARTn Interrupt Generated
0	0	\checkmark
0	1	\checkmark
1	0	×
	1	\checkmark



UART Power Down and Wake-up

When the UARTn clock, f_H , is switched off, the UARTn will cease to function. If the MCU switches off the UARTn clock, f_H , and enters the power down mode while a transmission is still in progress, then the transmission will be paused until the UARTn clock source derived from the microcontroller is activated. In a similar way, if the MCU switches off the UARTn clock f_H and enters the IDLE or SLEEP mode by executing the "HALT" instruction while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the UnSR, UnCR1, UnCR2, transmit and receive registers, as well as the BRGn register will not be affected. It is recommended to make sure first that the UARTn data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UARTn function contains a receiver RXn/TXn pin wake-up function, which is enabled or disabled by the WAKEn bit in the UnCR2 register. If this bit, along with the UARTn enable bit, UARTENn, the receiver enable bit, RXENn and the receiver interrupt bit, RIEn, are all set when the MCU enters the power down mode with the UARTn clock f_H being switched off, then a falling edge on the RXn/TXn pin will initiate an RXn/TXn pin wake-up UARTn interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RXn/TXn pin will be ignored.

For a UARTn wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UARTn interrupt enable bit, URnE, must be set. If the EMI, the multi-function interrupt enable bit, MFnE, and URnE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UARTn interrupt will not be generated until after this time has elapsed.

Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enables the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of seven fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

Bit	7	6	5	4	3	2	1	0
Name	—	—	LVDO	LVDEN	VBGEN	VLVD2	VLVD1	VLVD0
R/W	_	—	R	R/W	R/W	R/W	R/W	R/W
POR	—	_	0	0	0	0	0	0

LVDC Register

Bit 7~6 Unimplemented, read as "0"

Bit 5 LVDO: LVD Output Flag 0: No Low Voltage Detected

1: Low Voltage Detected

Bit 4 LVDEN: Low Voltage Detector Control 0: Disable


1: Enable



Bit 3	VBGEN: Bandgap Buffer Control
	0: Disable
	1: Enable
	Note that the Bandgap circuit is enabled when the LVD or the LVR function is enabled or when the VBGEN bit is set high.
Bit 2~0	VLVD2~VLVD0: Select LVD Voltage
	000: 2.0V
	001: 2.2V
	010: 2.4V
	011: 2.7V
	100: 3.0V
	101: 3.3V
	110: 3.6V
	111: Reserved, cannot be used

LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 3.6V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the V_{DD} voltage may rise and fall rather slowly, at the voltage nears that of V_{LVD} , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVD} after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if V_{DD} falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enter the IDLE Mode.



RF Transceiver

Memory Mapping




Common Area: It contains 32 bytes space. Accessing addresses 00h~1Fh always means to access the Common Area regardless of Bank Pointer configuration.

Bank 0~2: Each bank contains 32 bytes space. They are selected by the Bank Pointer.

The Bank Pointer, BANK[1:0], which is defined in the Common Area, can be set directly by the Set Register Bank command and read/written by the Control Register command.

Control Register Access



Rev. 1.40

SFR Mapping and Bit Definition

Common Area Control Register

All control registers will be set to their initial value by power-on reset (POR). The software reset will set the control registers to their initial value except the FSYCK_EN, FSYCK_DIV[1:0], PWRON, GIO1S[2:0], GIO2S[2:0], PADDS[1:0], GIO3S[3:0], GIO4S[3:0], GIOPU[4:1], SPIPU, SDO_TEN bits in the RC1, IO1, IO2 and IO3 registers. These bits keep unchanged after software reset.

	N				Bit				
Addr.	Name	7	6	5	4	3	2	1	0
00h	CFG1	_	AGC_EN	RXCON_ EN	DIR_EN	_	_	BAN	<[1:0]
01h	RC1	PWRON	FSYCK_RDY	XCLK_RDY	XCLK_EN	FSYCK_	_DIV[1:0]	FSYCK_ EN	RST_LL
02h	IRQ1	RXTO	RXFFOW	—	—	RXDE	TS[1:0]	IRQCPOR	IRQPOR
03h	IRQ2	ARKTFIE	ATRCTIE	FIFOLTIE	RXERRIE	RXDETIE	CALCMPIE	RXCMPIE	TXCMPIE
04h	IRQ3	ARKTFIF	ATRCTIF	FIFOLTIF	RXERRIF	RXDETIF	CALCMPIF	RXCMPIF	TXCMPIF
06h	IO1	PADD	S[1:0]		GIO2S[2:0]			GIO1S[2:0]	
07h	102		GIO4S[3	3:0]			GIO3	S[3:0]	
08h	103	SDO_TEN	SPIPU	_		GIOPL	J[4:1]		—
09h	FIFO1	—	—			TXFFS	A[5:0]		
0Ah	FIFO2	_	_	_	RXPL2F_ EN	FFINF_EN	FFMG_EN	FFMG[1:0]	
0Bh	PKT1				TXPMLEN	[7:0]			
0Ch	PKT2	PID	[1:0]	TRAILER_ EN	WHTFMT	SYNCL	EN[1:0]	RXPMLEN[1:0]	
0Dh	PKT3	MCH_EN	FEC_EN	CRC_EN	CRCFMT	PLLEN_EN	PLHAC_ EN	PLHLEN	PLH_EN
0Eh	PKT4	WHT_EN			V	/HTSD[6:0]			
0Fh	PKT5				TXDLEN[7:0]			
10h	PKT6				RXDLEN[7:0]			
11h	PKT7	RXPI	D[1:0]	C	DLY_RXS[2:0)]	C	DLY_TXS[2:0]
12h	PKT8	-	_			PLHA	[5:0]	·	
13h	PKT9				PLHEA[7	':0]			
14h	MOD1				DTR[7:0	D]			
15h	MOD2		RXIFOS[11:8]		DITHE	R[1:0]	—	DTR[8]
16h	MOD3				RXIFOS[7:0]			
17h	DM1	—	—			MDIV	/[5:0]		
18h	DM2	PREAMBLE_ CFO_EN1	PREAMBLE_ CFO_EN0			SDR	[5:0]		
19h	DM3	CSF_SW_EN			F	D_MOD[6:0]			
1Ah	DM4		THOLD[:	3:0]		CFO_ DSEL		PH_DIFF_ MOD	PRE_ CSF_EN
1Bh	DM5				FD_HOLD	[7:0]			
1Eh	DM8				M_RATIO	[7:0]			

Note: Addresses 05h, 1Ch, 1Dh and 1Fh, which are not listed in this table are reserved for future use, it is suggested not to change their initial values by any methods.

The reset value shown in the following register description tables means the software reset results of strobe command.

CFG1: Configuration Control Register 1

Bit	7	6	5	4	3	2	1	0			
Name	_	AGC_EN	RXCON_EN	DIR_EN	_		BANK	< [1:0]			
R/W		R/W	R/W	R/W	—	_	R/	R/W			
Reset	0	0 0 0 0 0 0 0 0									
Bit 7	Reserved, must be "0"										
Bit 6	0: Disa	AGC_EN: AGC enable 0: Disable 1: Enable									
Bit 5	 RXCON_EN: RX continue mode enable 0: Disable 1: Enable Note that this bit only affects normal RX mode and ATR RX mode without ARD 										
	function		siny arreets in		mode and		mode with	nout m			
Bit 4	0: TX/		ode enable om packet han om/to external								
Bit 3~2	Reserve	d, must be '	.00"								
Bit 1~0	00: Ba 01: Ba 10: Ba 11: Re	unk 0 unk 1 unk 2 eserved	ol register ban be set by both t			command					

RC1: Reset/Clock Control Register 1

Bit	7	6	5	4	3	2	1	0
Name	PWRON	FSYCK_RDY	XCLK_RDY	XCLK_EN	FSYCK_	DIV[1:0]	FSYCK_EN	RST_LL
R/W	R/W	R	R	R/W	R/W		R/W	R/W
POR	1	—	—	—	0	0	0	—
Reset	_	0	0	1	_	_	_	0

Bit 7 **PWRON**: 3.3V power on flag

This bit is only set to 1 by power on reset and not affected by software reset of strobe command. After being set high, this bit should be cleared by application program. The firmware can check this flag status and determine whether to execute auto calibration in the Light Sleep mode.

Bit 6 **FSYCK_RDY**: FSYCK clock ready flag (ready only)

- 0: Not ready
- 1: Ready

This bit is used to indicate that whether the FSYCK clock is ready for operation. This bit will be automatically cleared when FSYCK_EN=0, when power on reset occurs or when a Deep Sleep command or an Idle command is received.

Bit 5 XCLK_RDY: XCLK clock ready flag (ready only)

- 0: Not ready
- 1: Ready

This bit is used to indicate whether the XCLK debounce counter is full and XCLK is ready for operation. Note that when exiting the Deep Sleep state, this flag may

need a certain period before being set high. This bit will be automatically cleared to zero when XCLK EN=0, when RST LL=1, when power on reset occurs or when a software reset command, a Deep Sleep command or an Idle command is received.

Bit 4	XCLK_EN: XCLK clock enable 0: Disable 1: Enable
	Setting this bit high will enable the XCLK path to the baseband block while clearing this bit to zero can save power if required. The XCLK clock should be enabled when writing data to the FIFO.
Bit 3~2	FSYCK_DIV[1:0] : FSYCK clock (XCLK division) selection 00: 1/1 XCLK 01: 1/2 XCLK 10: 1/4 XCLK 11: 1/8 XCLK
Bit 1	FSYCK_EN: FSYCK clock enable 0: Disable 1: Enable
Bit 0	RST_LL : Low voltage (1.2V) logic reset control 0: Release reset 1: Reset

• IRQ1: Interrupt Control Register 1

Bit	7	6	5	4	3	2	1	0
Name	RXTO	RXFFOW	—	—	RXDETS[1:0]		IRQCPOR	IRQPOR
R/W	R	R		—	R/W		R/W	R/W
Reset	0	0	0	0	1	0	0	1

Bit 7 RXTO: RX time-out flag

0: RX time-out does not occur

1: RX time-out occurs

This flag will be set high by hardware when the RX time-out condition occurs and automatically cleared when a Light Sleep strobe command is received, when the device enters the RX continuous mode, when WOR/WOT wake up occurs or when the device enters the ARK TX/RX mode.

Bit 6	RXFFOW : RX FIFO overwrite flag 0: RX FIFO overwrite does not occur 1: RX FIFO overwrite occurs
	This flag will be set high by hardware when the RX FIFO overwrite condition occurs and automatically cleared when a RX FIFO reset strobe command or a RX strobe command is received.
Bit 5~4	Reserved, must be "00"
Bit 3~2	RXDETS[1:0]: RX detect selection 00: Detect carry 01: Detect preamble 10/11: Detect SYNCWORD
Bit 1	IRQCPOR : IRQ flags clearing polarity selection 0: IRQ flags are cleared by writing 0 to the corresponding bits 1: IRQ flags are cleared by writing 1 to the corresponding bits
Bit 0	IRQPOR: IRQ signal polarity selection 0: Active low 1: Active high With the probability of the probabilit
	When an IRQ flag in the IRQ3 register is set high and the corresponding IRQ function is enabled, the active level of the IRQ signal is determined by this configuration.

Bit	7	6	5	4	3	2	1	0			
Name	ARKTFIE	ATRCTIE	FIFOLTIE	RXERRIE	RXDETIE	CALCMPIE	RXCMPIE	TXCMPIE			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0 0 0 0 0 0 0 0									
Bit 7	ARKTFIE : ARK TX Failure IRQ Enable 0: Disable 1: Enable										
Bit 6	ATRCTIE: ATR Cycle Timer IRQ Enable 0: Disable 1: Enable										
Bit 5	FIFOLTIE: FIFO Low Threshold IRQ Enable 0: Disable 1: Enable										
Bit 4	0: D	RRIE : RX Disable Enable	Error IRQ	Enable							
Bit 3	0: D	ETIE: RX Disable Enable	Event Dete	cted IRQ E	nable						
Bit 2	0: D	C MPIE : Ca Disable Enable	alibration C	Complete IR	Q Enable						
Bit 1	RXCMPIE : RX Complete IRQ Enable 0: Disable 1: Enable										
Bit 0	0: D	MPIE: TX Disable Cnable	Complete I	RQ Enable							

• IRQ2: Interrupt Control Register 2

• IRQ3: Interrupt Control Register 3

Bit	7	6	5	4	3	2	1	0
Name	ARKTFIF	ATRCTIF	FIFOLTIF	RXERRIF	RXDETIF	CALCMPIF	RXCMPIF	TXCMPIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

When the individual flag within this register is set high by the hardware, the corresponding IRQ will be generated. These flags can be cleared by writing 0 or 1 to the corresponding flag which is determined by the IRQCPOR bit configuration.

Bit 7	ARKTFIF: ARK TX Failure IRQ Flag 0: No request
	1: Interrupt request
Bit 6	ATRCTIF: ATR Cycle Timer IRQ Flag 0: No request 1: Interrupt request This flag will be set high when the ATRCT timer is full.
Bit 5	 FIFOLTIF: FIFO Low Threshold IRQ Flag 0: No request 1: Interrupt request When in the Burst TX mode, if this flag is set high, it means that TX FIFO data length is less than FFMG setting threshold and there are TX data to be written into the FIFO. When in the Burst RX mode, if this flag is set high, it means that RX FIFO remaining

space is less than FFMG setting threshold and the remaining RX data length is longer than FFMG setting threshold.

Bit 4	RXERRIF: RX Error IRQ Flag 0: No request 1: Interrupt request
	The RX error conditions include RX failure, CRC failure (CRC_EN=1) or RX FIFO overwrite.
Bit 3	RXDETIF: RX Event Detected IRQ Flag 0: No request 1: Interrupt request
	The RX events include carry, preamble and syncword and the actual trigger source is determined by the RXDETS[1:0] configuration.
Bit 2	CALCMPIF: Calibration Complete IRQ Flag 0: No request 1: Interrupt request
	If ACAL_EN=0, the LIRC calibration is enabled by its individual calibration enable bit and the calibration completion will trigger IRQ. If ACAL_EN=1, VCO and RC calibrations are enabled and both completion will trigger IRQ.
Bit 1	RXCMPIF: RX Complete IRQ Flag 0: No request 1: Interrupt request
	When the RX operation is completed without any error, this flag will be set high by hardware.
Bit 0	TXCMPIF : TX Complete IRQ Flag 0: No request 1: Interrupt request

• IO1: I/O Control Register 1

01: 1/0 0		9.000								
Bit	7	6	5	4	3	2	1	0		
Name	PADD	S[1:0]		GIO2S[2:0]			GIO1S[2:0]			
R/W	R/	W		R/W			R/W			
POR	0	1	0	0	0	0	0	0		
Bit 7~6	PADDS[1:0]: PAD driving strength selection (only reset by POR) 00: 0.5mA 01: 1mA 10: 5mA 11: 10mA									
Bit 5~3	000/11 001: S 010: T 011: T 100: R 101: II	1: No func DO, 4-wire	tion, input SPI data, c et mode TX mode TXD mode RXD pt request, c	D/RXD, inj , input), output output		by POR)				
Bit 2~0	000/11 001: S 010: T 011: T 100: R 101: II	1: No func DO, 4-wire	tion, input SPI data, c et mode TX mode TXD mode RXD pt request, c	D/RXD, inj , intput), output output		by POR)				

IO2: I/O Control Register 2

Bit	7	6	5	4	3	2	1	0			
Name		GIO4	S[3:0]			GIO3	S[3:0]				
R/W		R/	W			R/	W				
POR	0	0	0	0	0	0	0	0			
8it 7~4	GI04SI	3:01: GIO4	pin functio	on selection	(only reset	by POR)					
	GIO4S[3:0] : GIO4 pin function selection (only reset by POR) 0000/0111/1111: No function, input										
	0001: SDO, 4-wire SPI data, output										
	0001. SDO, 4-wire SFI data, output 0010: TRXD, direct mode TXD/RXD, input/output										
		TXD, direc									
	0100: RXD, direct mode RXD, output										
	0101: IRQ, interrupt request, output										
	0110: ROSCi, ATR clock external input										
	1000:	1000: TBCLK, TX bit (data) clock, output 1001: RBCLK, RX bit (recovery) clock, output									
	1001:	RBCLK, R	X bit (reco	very) clock,	output						
	1010:	FSYCK, i.e	. XCLK 1/	1, 1/2, 1/4,	1/8 output						
	1011:1	1011: LIRCCLK, internal LIRC clock with debounce, output									
	1100:1	1100: EPA_EN, external PA enable, output									
	1101: ELAN_EN, external LNA enable, output										
	1110: TRBCLK, TBCLK in TX mode or RBCLK in RX mode, output										
Bit 3~0	GIO3S [3:0]: GIO3 pin function selection (only reset by POR)										
	0000/0111/1111: No function, input										
	0001: SDO, 4-wire SPI data, output										
	0010: TRXD, direct mode TXD/RXD, input/output										
	0011: TXD, direct mode TXD, input										
	0100:	0100: RXD, direct mode RXD, output									
	0101: IRQ, interrupt request, output										
	0110: ROSCi, ATR clock external input										
	1000:	1000: TBCLK, TX bit (data) clock, output									
		1001: RBCLK, RX bit (recovery) clock, output									
	1010: FSYCK, i.e. XCLK 1/1, 1/2, 1/4, 1/8 output										
	1011: LIRCCLK, internal LIRC clock with debounce, output										
		1100: EPA_EN, external PA enable, output									
		ELAN_EN									
	1110: TRBCLK, TBCLK in TX mode or RBCLK in RX mode, output										

IO3: I/O Control Register 3

	-									
Bit	7	7 6 5 4 3 2 1 0								
Name	SDO_TEN	SPIPU		— GIOPU[4:1] —						
R/W	R/W	R/W	—		R/	W/W		—		
POR	0	1	1	1	1	1	1	1		
Bit 7	SDO_TEN : SDO tri-state enable (only reset by POR) 0: Disable 1: Enable									
Bit 6	SPIPU: 3-wire SPI pull-up enable (only reset by POR) 0: Disable 1: Enable									
	When this bit is set high, it only controls the pull-up function for the CSN, SCK and SDIO pins. Note that the pull-up function of the SDO pin for the 4-wire SPI is configured using the GIOPU[4:1] bits.									
Bit 5	Reserved	, must be "	1"							
Bit 4~1	GIOPU [4:1]: GIO pin function pull-up enable control (only reset by POR) These bits control the pull-high function of the GIO4~GIO1 pins respectively.									
Bit 0	Reserved	, must be "	1"							



• FIFO1: FIFO Control Register 1

Bit	7	6	5	4	3	2	1	0
Name	—	—	TXFFSA[5:0]					
R/W	—	—			R/	W		
Reset	0	0	0 0 0 0 0 0					

Bit 7~6 Reserved, must be "00"

Bit 5~0 **TXFFSA[5:0]**: TX FIFO start address, used for Block FIFO mode

• FIFO2: FIFO Control Regsiter 2

Bit	7	6	5	4	3	2	1	0			
Name	_	_	_	RXPL2F_EN	FFINF_EN	FFMG_EN	FFMG	6[1:0]			
R/W	—		_	R/W	R/W	R/W	R/\	N			
Reset	0	0	0	0	0	0	0	1			
Bit 7~5	Reserv	ved, must b	be "000"								
Bit 4	0: Di 1: Er Setting the RX	 RXPL2F_EN: RX payload length byte to FIFO enable 0: Disable 1: Enable Setting this bit high will place the payload length byte in the packet to RX FIFO. In the RX continue mode (RXCON_EN=1), this bit should be set to 1 to support multiple payload in single RX FIFO. 									
Bit 3	0: Di	FFINF_EN: FIFO infinite length mode enable 0: Disable 1: Enable									
Bit 2	0: Di	FFMG_EN: FIFO length margin detect enable 0: Disable 1: Enable									
Bit 1~0	Thresh 00: 4 01: 8 10: 1 11: 3 Thresh 00: 4 01: 8 10: 1 11: 3 After t EN bit bits, w	old of rem bytes bytes bytes bytes bytes bytes bytes bytes bytes bytes bytes he FIFO 1 high and when the so	naining dat naining spa ength mar the requir elected co	margin selecti ta in TX FIFO ace in RX FIF gin detect fund red FIFO leng ndition occurs ill also be gen	: C: ction has bee th margin has the FIFOL	as been selec FIF flag will	ted by set be set hig	ting thes h. In thi			

• PKT1: Packet Control Register 1

has been enabled.

Bit	7	6	5	4	3	2	1	0	
Name		TXPMLEN[7:0]							
R/W		R/W							
Reset	0	0	0	0	0	0	0	1	

Bit 7~0

TXPMLEN[7:0]: TX preamble length

Transmit preamble length=(TXPMLEN[7:0]+1) bytes

• PKT2: Packet Control Register 2

Bit	7	6	5	4	3	2	1	0		
Name	PID[1:0]	TRAILER_EI	N WHTF	MT SYN	CLEN[1:0]	RXPML	EN[1:0]		
R/W	R/\	N	R/W	R/W	1	R/W	R	/W		
Reset	0	0	1	0	0	1	1	0		
Bit 7~6 Bit 5	This II header TRAII	option is e		the PLH		he payload h	eader field	l when th		
N ¹ (4	1: Enable WHTFMT: Whitening format selection									
3it 4	WHTFMT : Whitening format selection 0: $P(X) = X^7 + X^6 + X^5 + X^4 + 1$ 1: $P(X) = X^7 + X^4 + 1$ (PN7)									
3it 3~2	00: R 01: 4 10: 6	LEN[1:0]: eserved bytes bytes bytes	TX/RX mo	de SYNC'	WORD lengt	h selection				
Bit 1~0	00: 0 01: 1 10: 2	byte – no j	: RX preaml preamble de		on length sel	ection				
	1	ntrol Regi			-	-		-		
Bit	7	6	5	4	3	2	1	0		
Name	MCH_EN			CRCFMT			PLHLEN	PLH_EN		
R/W Reset	R/W 0	R/W 0	R/W	R/W0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit 7	MCH_ 0: Di 1: En	sable	hester code	enable		<u> </u>				
Bit 6	FEC_I 0: Di 1: En		nable							
Bit 5	CRC_1 0: Di 1: En	sable	ield enable							
Bit 4	0: CC	CITT-16-CI	format select RC $G(X) = X$ $G(X) = X^{16}$	$X^{16}+X^{12}+X^{12}$						
Bit 3	PLLE 0: Di 1: En	sable	load length	field enab	le					
3it 2	0: Di use 1: En the	sable, PLH ers. able, PLH packet wil	[A[5:0] in th	e PKT8 re K/RX devi d as a fail	ces must inc ed packet.	e used as softw lude the same	address, c	otherwise		



- Bit 1 PLHLEN: Payload header length
 - 0: 1 byte
 - 1:2 bytes
- PLH_EN: Payload header field enable Bit 0 0: Disable
 - 1: Enable

• PKT4: Packet Control Register 4

Bit	7	6	5	4	3	2	1	0	
Name	WHT_EN		WHTSD[6:0]						
R/W	R/W		R/W						
Reset	0	0	1	1	0	1	1	0	

Bit 7 WHT_EN: Data whitening enable

- 0: Disable
- 1: Enable

Bit 6~0 WHTSD[6:0]: Data whitening seed

PKT5: Packet Control Register 5

Bit	7	6	5	4	3	2	1	0	
Name		TXDLEN[7:0]							
R/W				R/	W				
Reset	0	0 1 0 0 0 0 0 0							

Bit 7~0 **TXDLEN**[7:0]: TX data length (unit: byte, used in burst mode only)

• PKT6: Packet Control Register 6

Bit	7	6	5	4	3	2	1	0	
Name		RXDLEN[7:0]							
R/W				R/	W				
Reset	0	0 1 0 0 0 0 0 0							

Bit 7~0 **RXDLEN**[7:0]: RX data length (unit: byte; used in burst mode only)

> When the PLLEN_EN bit is cleared to 0, the received data length is determined by this field.

> When this register is read, the read value indicates the RX data length in FIFO. The default read value is 00h.

PKT7: Packet Control Register 7

Bit	7	6	5	4	3	2	1	0	
Name	RXPI	D[1:0]	DLY_RXS[2:0]				DLY_TXS[2:0]		
R/W	F	२	R/W				R/W		
Reset	0	0	1	0	0	0	0	0	

Bit 7~6 RXPID[1:0]: Received packet PID (read only)

DLY_RXS[2:0]: RX block stable time after RX is enabled Bit 5~3


- 000: 4µs 001: 8µs 010: 12µs 011: 16µs 100: 20µs
- 101: 32µs
- 110: 64µs
- 111: 100µs

These bits are used to select the waiting time between RX enable and RX stable. This time should be configured to a value greater than the default RX DCOC turbo mode delay time of 6μ s.

Bit 2~0 DLY_TXS[2:0]: TX start (delay) time before entering the TX mode

- 000: 0µs
- 001: 10µs
- 010: 20µs
- 011: 40µs
- 100: 60µs
- 101: 80µs
- 110: 100µs
- 111: 120µs

It is used to align the timing between transmitter and receiver in ARK mode.



• PKT8: Packet Control Register 8

Bit	7	6	5	4	3	2	1	0
Name	—	—	PLHA[5:0]					
R/W	—	—			R/	W		
Reset	0	0	0 0 0 0 0 0					0

Bit 7~6 Reserved, must be "00"

Bit 5~0 **PLHA[5:0]**: Payload header address to support broadcast Address=0 in RX mode means not doing correction check. Write: write data to TX PLHA[5:0]. Read: read data from RX PLHA[5:0].

• PKT9: Packet Control Register 9

Bit	7	6	5	4	3	2	1	0	
Name		PLHEA[7:0]							
R/W				R/	W				
Reset	0	0 0 0 0 0 0 0 0							

Bit 7~0 **PLHEA**[7:0]: Payload header extended address to support broadcast Address=0 in RX mode means not doing correction check.

MOD1: Modulator Control Register 1

Bit	7	6	5	4	3	2	1	0	
Name		DTR[7:0]							
R/W				R/	W				
Reset	0	0	0	0	0	0	0	1	

Bit 7~0 **DTR[7:0]**

DTR[8:0]: Data rate divider, DTR[8] is loaced in the MOD2 register.

Data Rate= $f_{XTAL}/[(XODIV2+1)\times 32\times (DTR[8:0]+1)]$, XODIV2=0, here data rate indicates TBCLK. Note that DTR[8:0] can only be an odd number.



MOD2: Modulator Control Register 2

Bit	7	6	5	4	3	2	1	0
Name		RXIFO	S[11:8]		DITHE	R[1:0]	—	DTR[8]
R/W		R/	W		R/	W	—	R/W
Reset	1	0	0	1	0	0	0	0

Bit 7~4 **RXIFOS[11:8]**

RXIFOS[11:0]: RX intermediate frequency offset, RXIFOS[7:0] is located in the MOD3 register.

Write to RXIFOS[11:8] first and then write to RXIFOS[7:0] to fully update RXIFOS[11:0].

 $RXIFOS[11:0] = floor{f_{IF}/[f_{XTAL}/(XODIV2+1)] \times 2^{17}}, XODIV2=0$

Bit 3~2 **DITHER[1:0]**: Dither value

Bit 1 Reserved, must be "0"

Bit 0 **DTR[8]**

DTR[8:0]: Data rate divider, DTR[7:0] is located in the MOD1 register.

Data Rate= $f_{XTAL}/[(XODIV2+1)\times 32\times (DTR[8:0]+1)]$, XODIV2=0, here data rate indicates TBCLK. Note that DTR[8:0] can only be an odd number.

• MOD3: Modulator Control Register 3

Bit	7	6	5	4	3	2	1	0			
Name		RXIFOS[7:0]									
R/W		R/W									
Reset	1	1 0 0 1 1 0 1 0									

Bit 7~0 **RXIFOS[7:0]**

RXIFOS[11:0]: RX intermediate frequency offset, RXIFOS[11:8] is loaced in the MOD2 register.

Write to RXIFOS[11:8] first and then write to RXIFOS[7:0] to fully update RXIFOS[11:0].

 $RXIFOS[11:0] = floor \{ f_{IF} / [f_{XTAL} / (XODIV2+1)] \times 2^{17} \}, XODIV2=0$

• DM1: Demodulator Control Register 1

Bit	7	6	5	4	3	2	1	0		
Name	—	—	MDIV[5:0]							
R/W	—	—		R/W						
Reset	0	0	0 0 0 0 1 1							

Bit 7~6 Reserved, must be "00"

Bit 5~0 **MDIV[5:0]**: Demodulator operation clock divider DMCLK=ADCLK/(MDIV[5:0]+1)

DM2: Demodulator Control Register 2

Bit	7	6	5	4	3	2	1	0
Name	PREAMBLE_ CFO_EN1	PREAMBLE_ CFO_EN0	SDR[5:0]					
R/W	R/W	R/W	R/W					
Reset	0	1	0	0	0	0	0	0

Bit 7 **PREAMBLE_CFO_EN1**: Enable 2nd stage CFO correction in preamble

- 0: Disable
- 1: Enable

Note that this bit can only be set if the preamble length is 4 bytes, i.e, RXPMLEN[1:0]=11b.

- Bit 6 **PREAMBLE_CFO_EN0**: Enable 1st stage CFO correction in preamble 0: Disable 1: Enable
- Bit 5~0 **SDR[5:0]**: Decimator operation clock after phase extract SDR[5:0]+1=DMCLK/(8×DATA RATE), here DATA RATE indicates RBCLK.

• DM3: Demodulator Control Register 3

Bit	7	6	5	4	3	2	1	0		
Name	CSF_SW_EN		FD_MOD[6:0]							
R/W	R/W				R/W					
Reset	1	1	1 1 0 0 0 0 0							

Bit 7 **CSF_SW_EN**: Channel selection filter auto bandwidth switch enable 0: Disable

- 1: Enable
- Bit 6~0 **FD_MOD[6:0]**: Frequency deviation modifier

FD_MOD=Round((h/(SDR[5:0]+1))×128); h=modulation index SDR[5:0]+1=DMCLK/(8×DATA_RATE)

• DM4: Demodulator Control Register 4

Bit	7 6 5 4				3	2	1	0	
Name		THOL	D[3:0]		CFO_DSEL	_	PH_DIFF_MOD	PRE_CSF_EN	
R/W		R/	W		R/W	—	R/W	R/W	
Reset	0	0	0	1	1	0	0	0	
Bit 7~4 THOLD[3:0]: Detection errors threshold									

THOLD[3:0]: Detection errors threshold THOLD[3:2]: Preamble detection errors bit number threshold THOLD[1:0]: SYNCWORD detection errors bit number

- Bit 3 **CFO_DSEL**: CFO correction domain selection 0: Analog domain 1: Digital domain
- Bit 2 Reserved, must be "0"
- Bit 1 PH_DIFF_MOD: Phase difference extract mode setting
 - 0: Phase extract range [-pi/2, pi/2]
 - 1: Phase extract range [-pi, pi]

Bit 0 **PRE_CSF_EN**: Switch receiver filter bandwidth when preamble is matched 0: Disable

1: Enable

• DM5: Demodulator Control Register 5

Bit	7	6	5	4	3	2	1	0			
Name		FD_HOLD[7:0]									
R/W		R/W									
Reset	0	0 0 1 1 0 0 0 0									

Bit 7~0 **FD_HOLD[7:0]**: Frequency deviation threshold for preamble detection



DM8: Demodulator Control Register 8

Bit	7	6	5	4	3	2	1	0			
Name		M_RATIO[7:0]									
R/W		R/W									
Reset	0	0 1 0 0 0 0 0 0									

Bit 7~0 M_RATIO[7:0]: For CFO calulation

 $M_RATIO=round(1/(MDIV[5:0]+1)\times 2^8)$

Bank 0 Control Registers

All control registers will be set to their initial value by power-on reset (POR). The software reset will set the control registers to their initial value except the LIRC_EN, LIRC_OP[4:0], LIRC_OW and LIRCCAL_EN bits in the XO3 register. These bits keep unchanged after software reset.

Addr.	Nome				Bit	1						
Addr.	Name	7	6	5	4	3	2	1	0			
20h	OM	PWR_SOFT	BAND	_SEL[1:0]	_	ACAL_EN	RTX_EN	RTX_SEL	SX_EN			
22h	SX1		— D_N[6:0]									
23h	SX2				D_K[7	7:0]						
24h	SX3				D_K[1	5:8]						
25h	SX4		—	_			D_K[19:16]				
26h	STA1		— — — CD_FLAG — OMST[2:0]									
28h	RSSI2		– RSSI_CTHD[3:0]									
29h	RSSI3		RSSI_NEGDB[7:0]									
2Ah	RSSI4		RSSI_SYNC_OK[7:0]									
2Bh	ATR1	ATRCLK_[ATRCLK_DIV[1:0] ATRCLKS ATRTU ATRCTM ATRM[1:0] ATR_									
2Ch	ATR2		ATRCYC[7:0]									
2Dh	ATR3		ATRCYC[15:8]									
2Eh	ATR4				ATRRXA	P[7:0]						
2Fh	ATR5				ATRRXE	P[7:0]						
30h	ATR6				ATRRXE	P[15:8]						
31h	ATR7		ARKN	M[3:0]		—	ATR_W	DLY[1:0]	ARK_EN			
32h	ATR8				ARKRXA	P[7:0]						
33h	ATR9				ATRCT	[7:0]						
34h	ATR10				ATRCT	[15:8]						
35h	ATR11		— ATRRXAP[10:8]									
3Ch	XO1	XSHIFT	XSHIFT[1:0] — XO_TRIM[4:0]									
3Dh	XO2		_	—	_	XODIV2		_				
3Eh	ХОЗ	LIRCCAL_ EN	LIRC_ OW		L	IRC_OP[4:0]]		LIRC_EN			
3Fh	TX2						CT_P/	AD[3:0]				

Note: Addresses 21h, 27h and 36h~3Bh which are not listed in this table are reserved for future use, it is suggested not to change their initial values by any methods.

The reset value shown in the following register description tables means the software reset results of strobe command.

OM: Operation Mode Control Register

Bit	7	6	5	4	3	2	1	0			
Name	PWR_SOFT	BAND_S	SEL[1:0]	_	ACAL_EN	RTX_EN	RTX_SEL	SX_EN			
R/W	R/W	R/	W		R/W	R/W	R/W	R/W			
Reset	0	0	1	0	0	0	0	0			
Bit 7	PWR_SOFT : RF operation mode selection 0: RF normal operation mode 1: RF engineering mode										
Bit 6~5	BAND_SEL[1:0]: Band selection (when PWR_SOFT=0) 00: 315MHz band 01: 433MHz band 10: 470~510MHz band 11: 868/915MHz band										
Bit 4	Reserved,	Reserved, must be "0"									
Bit 3	ACAL_EN: Auto calibration enable 0: Disable 1: Enable When this bit is set high, both the VCO and RC calibrations will be enabled. When the										
Bit 2	RTX_EN: 0: Disab 1: Enabl After the I	RX or TX le e RX or TX	K mode en mode has	able	this bit will t						
Bit 1	will enable the selected mode. RTX_SEL : RX or TX mode selection 0: RX mode 1: TX mode										
Bit 0	SX_EN: Synthesizer enable (standby mode enable control)0: Disable1: Enable										
	Setting thi	s bit high v	will enable	e the PFD, (CP and VCC) functions					
SX1: Fra	ctional-N Sy	nthesize	r Contro	l Register	1						

Bit	7	6	5	4	3	2	1	0		
Name	—		D_N[6:0]							
R/W	—		R/W							
Reset	0	0	0 0 1 1 0 1 1							

Bit 7 Reserved, must be "0"

Bit 6~0 **D_N[6:0]**: RF channel integer number code $D_N[6:0]=$ floor{ $f_{RF}/[f_{XTAL}/(XODIV2+1)]$ } For example, XO=16MHz and RF band=433.92MHz which are initial setup: \rightarrow 433.92MHz/16MHz=27.12

 $\rightarrow D_N=27$

 $\rightarrow \text{Dec2Hex}(27)=1\text{B}$

 \rightarrow Dec2Bin(27)=001_1011

.



• SX2: Fractional-N Synthesizer Control Register 2

Bit	7	6	5	4	3	2	1	0			
Name		D_K[7:0]									
R/W		R/W									
Reset	1	1 0 0 0 0 1 0 1									

Bit 7~0 **D_K[7:0]**: RF channel fractional number code lowest byte

• SX3: Fractional-N Synthesizer Control Register 3

Bit	7	6	5	4	3	2	1	0			
Name		D_K[15:8]									
R/W		R/W									
Reset	1	1 1 1 0 1 0 1 1									

Bit 7~0 **D** K[15:8]: RF channel fractional number code medium byte

• SX4: Fractional-N Synthesizer Control Register 4

Bit	7	6	5	4	3	2	1	0	
Name	—	—	_	—	D_K[19:16]				
R/W	—	—	_	—	R/W				
Reset	0	0	0	0	0	0	0	1	

Bit 7~4 Reserved, must be "0000"

Bit 3~0 **D_K[19:16]**: RF channel fractional number code highest byte D_K[19:0]=floor{(f_{RF}/[f_{XTAL}/(XODIV2+1)]-D_N[6:0])×2²⁰} For example, XO=16MHz and PF band=433 92MHz which are initial

For example, XO=16MHz and RF band=433.92MHz which are initial setup:

 \rightarrow 433.92MHz/16MHz=27.12

 $\rightarrow D_K=0.12 \times 2^{20}=125829$

 \rightarrow Dec2Hex(125829)=1EB85

 \rightarrow Dec2Bin(125829)=0001_1110_1011_1000_0101

STA1: Status Control Register 1

Bit	7	6	5	4	3	2	1	0
Name		—	—	CD_FLAG			OMST[2:0]	
R/W		—	—	R		R		
Reset	0	0	0	0	0	0	0	0

Bit 7~5 Reserved, must be "000"

Bit 4 **CD_FLAG**: Carrier detection flag (read only)

This flag will be set high by hardware when carrier detection is okey after pulling DEMOD_EN high. Here DEMOD_EN high level is an internal signal which is generated by the internal state machine when in the Direct mode (DIR_EN=1) or after the RX strobe command is received when in the Burst mode (DIR_EN=0). The flag will be automatically cleared when RX_EN rising edge occurs. Here RX_EN rising edge is generated after setting RTX_SEL=0 and RTX_EN=1 when in the Direct mode or by the internal state machine after the RX strobe command is received when in the Burst mode.

Bit 3 Reserved, must be "0"

Bit 2~0 **OMST[2:0]**: Operation mode state indication (read only)

000: Deep Sleep mode

- 001: Idle mode
- 010: Light Sleep mode
- 011: Standby mode

BA45F5660 Sub-1GHz RF Transceiver Smoke Detector Flash MCU

100: TX mode

101: RX mode

110: VCO calibration mode

111: Undefined

RSSI2: RSSI Control Register 2

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	RSSI_CTHD[3:0]			
R/W	—	—	—	—	R/W			
Reset	0	0	0	0	1	0	1	0

Bit 7~4 Reserved, must be "0000"

Bit 3~0 RSSI_CTHD[3:0]: RSSI threshold for carrier detection (RSSI_CTHD[3:0]×2+1)+74=RSSI threshold for carrier detection

RSSI3: RSSI Control Register 3

Bit	7	6	5	4	3	2	1	0	
Name		RSSI_NEGDB[7:0]							
R/W				F	र				
Reset	0	0 0 0 0 0 0 0 0							

Bit 7~0 RSSI_NEGDB[7:0]: RSSI value (unit: -dB) It is a real time measurement value.

RSSI4: RSSI Control Register 4

Bit	7	6	5	4	3	2	1	0	
Name		RSSI_SYNC_OK[7:0]							
R/W				F	र				
Reset	0	0 0 0 0 0 0 0 0 0							

Bit 7~0 RSSI_SYNC_OK[7:0]: RSSI snapshot when SYNCWORD is detected correct

• ATR1: Auto TX/RX Control Register 1

Bit	7	6	5	4	3	2	1	0
Name	ATRCLK_DIV[1.0]		ATRCLKS	ATRTU	ATRCTM	ATRM[1:0]		ATR_EN
R/W	R/W		R/W	R/W	R/W	R/	W	R/W
Reset	1	1	0	0	1	0	0	0

 Bit 7~6
 ATRCLK_DIV[1:0]: ATR clock frequency selection

 00: 1/1, ATRCLK=32768Hz

 01: 1/4, ATRCLK=8192Hz

 10: 1/8, ATRCLK=4096Hz

 11: 1/16, ATRCLK=2048Hz

 Bit 5

 ATRCLKS: ATRCLK clock source selection

 0: From the internal LIRC clock

 1: From the exteral ROSCi clock input on the GIOn pin

Bit 4 ATRTU: Auto TRX unit time selection

0: 250µs

1: 1ms, used to support low data rate applications

This bit is used to select the unit time for the ATR RX active period (ATRRXAP[10:0]), ATR RX extended period (ATRRXEP[15:0]) and ARK RX active period (ARKRXAP[7:0]).

Bit 3	ATRCTM: Auto TRX timer mode selection
	0: Single mode, restart ATRCT timer when every ATR transaction occurs.
	1: Continuous mode, start ATRCT timer upon receiving Idle command; stop ATRCT
	timer when ATR_EN=0 or ATRCTM=0 and exit the ATR active period.
Bit 2~1	ATRM[1:0]: Auto TRX mode selection
	00: ATR WOT mode
	01: ATR WOR mode
	10/11: ATR WTM mode
Bit 0	ATR_EN: Auto TRX enable
	0: Disable

1: Enable

Note that the ATR functions are activated by operation state transition from Deep Sleep/Light Sleep mode to Idle mode.

• ATR2: Auto TX/RX Control Register 2

Bit	7	6	5	4	3	2	1	0	
Name		ATRCYC[7:0]							
R/W		R/W							
Reset	1	1 1 1 1 1 1 1 1							

Bit 7~0 ATRCYC[7:0]: ATRCT timer expire value low byte

ATR3: Auto TX/RX Control Register 3

Bit	7	6	5	4	3	2	1	0	
Name		ATRCYC[15:8]							
R/W				R/	W				
Reset	0	0 0 0 0 1 1 1 1							

Bit 7~0 ATRCYC[15:8]: ATRCT timer expire value high byte

Wake-up period = ATRCLK period × ATRCYC[15:0] + LIRCCLK period, ATRCYC[15:0]≠0. Default wake-up period is 2 seconds.

• ATR4: Auto TX/RX Control Register 4

Bit	7	6	5	4	3	2	1	0		
Name		ATRRXAP[7:0]								
R/W		R/W								
Reset	0	0 0 1 0 0 1 1 1								

Bit 7~0 ATRRXAP[7:0]: ATR RX active period low byte

ATR RX active period high byte ATRRXAP[10:8] is located in the ATR11 register. Active period=unit time×(ATRRXAP[10:0]+1); the unit time can be 250 μ s or 1ms which is determined by the ATRTU bit. The default ATR RX active period is 10ms with a default time unit of 250 μ s.

• ATR5: Auto TX/RX Control Register 5

Bit	7	6	5	4	3	2	1	0		
Name		ATRRXEP[7:0]								
R/W		R/W								
Reset	1	0	0	0	1	1	1	1		

Bit 7~0 ATRRXEP[7:0]: ATR RX extend period low byte

ATR6: Auto TX/RX Control Register 6

Bit	7	6	5	4	3	2	1	0	
Name		ATRRXEP[15:8]							
R/W				R/	W				
Reset	0	0 0 0 0 0 0 0 1							

Bit 7~0 ATRRXEP[15:8]: ATR RX extended period high byte

Extend period=unit time×(ATRRXEP[15:0]+1); the unit time can be 250 μ s or 1ms which is determined by the ATRTU bit. The default ATR RX extended period is 100ms with a default time unit of 250 μ s.

ATR7: Auto TX/RX Control Register 7

Bit	7	6	5	4	3	2	1	0
Name		ARKN	M[3:0]		_	ATR_W	DLY[1:0]	ARK_EN
R/W		R/	W		_	R/	W	R/W
Reset	0	1	1	1	0	0	1	0

Bit 7~4 **ARKNM[3:0]**: ARK repeat cycle number

Maximum repeat cycle number=ARKNM[3:0]+1

Bit 3 Reserved, must be "0"

 Bit 2~1
 ATR_WDLY[1:0]: Auto wake up delay time

 00: 244μs
 01: 488μs

 10: 732μs
 11: 976μs

Bit 0 ARK_EN: Auto-Resend/ACK enable

- 0: Disable
- 1: Enable

ATR8: Auto TX/RX Control Register 8

Bit	7	6	5	4	3	2	1	0			
Name		ARKRXAP[7:0]									
R/W		R/W									
Reset	0	0 0 1 0 0 1 1 1									

Bit 7~0

ARKRXAP[7:0]: ARK RX active period

Active period=unit time×(ARKRXAP[7:0]+1); the unit time can be 250 μ s or 1ms which is determined by the ATRTU bit. The default ARK RX active period is 10ms with a default time unit of 250 μ s.

• ATR9: Auto TX/RX Control Register 9

Bit	7	6	5	4	3	2	1	0			
Name		ATRCT[7:0]									
R/W		R/W									
Reset	0	0 0 0 0 0 0 0 0									

Bit 7~0 ATRCT[7:0]: ATR cycle timer low byte



ATR10: Auto TX/RX Control Register 10

Bit	7	6	5	4	3	2	1	0			
Name		ATRCT[15:8]									
R/W				R/	W						
Reset	0	0 0 0 0 0 0 0 0									

Bit 7~0 ATRCT[15:8]: ATR cycle timer high byte

Reading ATRCT[15:0] will get the current count value. Due to the limitation of SPI 8-bit data length, reading the ATR9 register will take a snapshot of the whole 16-bit data into the read register buffer. Users should read ATR9 and ATR10 continuousely (non-interrupted) to get correct data.

Writing to ATRCT[15:0] will update the count value. Write to ATR9 first and then write to ATR10 to trigger the ATRCT write function. This timer update mechanism is used to align the time slot for the master and slave in a two-way RF system.

• ATR11: Auto TX/RX Control Register 11

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	_	ATRRXAP[10:8]		
R/W	_	_	—	—	—	R/W		
Reset	0	0	0	0	0	0 0 0		

Bit 7~3 Reserved, must be "00000"

Bit 2~0

~0 ATRRXAP[10:8]: ATR RX active period high byte

ATR RX active period low byte ATRRXAP[7:0] is located in the ATR4 register. Active period=unit time×(ATRRXAP[10:0]+1); the unit time can be 250 μ s or 1ms which is determined by the ATRTU bit. The default ATR RX active period is 10ms with a default time unit of 250 μ s.

XO1: XO Control Register 1

Bit	7	6	5	4 3 2 1 0					
Name	XSHIF	XSHIFT[1:0]		XO_TRIM[4:0]					
R/W	R/	W	—		R/W				
Reset	0	0	0	1 0 0 0 0					

Bit 7~6 XSHIFT[1:0]: Coarse tune of XO load capacitor for different crystal CLOAD

Bit 5 Reserved, must be "0"

Bit 4~0 **XO_TRIM**[4:0]: Fine tune of XO load capacitor

The recommended values for the XO1 register are listed below (based on XO fabricated by YOKETAN corporation).

CLOAD	12pF	16pF	20pF
49US 16MHz XO	1Bh	52h	8Fh
3225MD 16MHz XO	40h	5Dh	90h

49US 16MHz XO

12pF CLOAD: The default setting is 1Bh. Within \pm 40ppm frequency error, 1 trim code shifts -3.9ppm.

16pF CLOAD: The default setting is 52h. Within $\pm 40 \text{ppm}$ frequency error, 1 trim code shifts -2.25ppm.

20pF CLOAD: The default setting is 8Fh. Within $\pm 40 \text{ppm}$ frequency error, 1 trim code shifts -1.4ppm.

3225SMD 16MHz XO

12pF CLOAD: The default setting is 40h. Within \pm 20ppm frequency error, 1 trim code shifts -0.7ppm.

BA45F5660 Sub-1GHz RF Transceiver Smoke Detector Flash MCU

16pF CLOAD: The default setting is 5Dh. Within \pm 20ppm frequency error, 1 trim code shifts -0.46ppm.

20pF CLOAD: The default setting is 90h. Within \pm 20ppm frequency error, 1 trim code shifts -0.34ppm.

XO2: XO Control Register 2

HOLTEK

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	XODIV2	—	—	—
R/W	-	—	—	—	R/W	—	—	—
Reset	0	0	0	0	0	0	1	1

Bit 7~4 Reserved, must be "0000"

Bit 3 **XODIV2**: XO output divided by 2 enable

0: Disable 1: Enable

Note: f_{XTAL}=16MHz, XODIV2 must be "0".

Bit 2~0 Reserved, must be "011"

• XO3: XO Control Register 3

Bit	7	6	5	4	3	2	1	0	
Name	LIRCCAL_EN	LIRC_OW		LIRC_OP[4:0]					
R/W	R/W	R/W			R/W			R/W	
POR	0	0	0	1	1	0	1	0	

- Bit 7 LIRCCAL_EN: LIRC calibration enable 0: Disable 1: Enable
- Bit 6 LIRC_OW: LIRC overwrite control 0: LIRC_OP[4:0] from calibration engine 1: LIRC_OP[4:0] from control register

Bit 5~1 LIRC_OP[4:0]: LIRC trim

After writing data to LIRC_OP[4:0], this trim will become active when the LIRC_OW bit is set high. When reading data from LIRC_OP[4:0], the actual data source is determined by the LIRC_OW bit setting.

Bit 0 LIRC_EN: LIRC enable

- 0: Disable
- 1: Enable

TX2: TX Control Register 2

Bit	7	6	5	4	3	2	1	0	
Name	—	—	—	—	CT_PAD[3:0]				
R/W	_	_	_	—	R/W				
Reset	0	0	0	0	1 0 0 0				

Bit 7~4 Reserved, must be "0000"

Bit 3~0 CT_PAD[3:0]: RF Output Power Control

RF Output	CT_PA	D[3:0]
Power	433MHz	868MHz
13dBm	Dh	Fh
10dBm	9h	Ah

The device offers several power level setting for 10dBm and 13dBm, respectively.

Note: The output power level could vary due to different matching components and the placement on the PCB. These matching variations could significantly impact the output power level below 5dBm.



Bank 1 Control Registers

All control registers will be set to their initial value by power-on reset (POR). The software reset will set the control registers to their initial value.

A al al u	Nama				Bi	t			
Addr.	Name	7	6	5	4	3	2	1	0
21h	AGC2	SAT_S	EL[1:0]		_			AGC_CMF	P_THD[1:0]
22h	AGC3	CDRST_TH	ID_SEL[1:0]	ENVAVG	_SEL[1:0]	—	IF_C	DETOK_THE	0[2:0]
23h	AGC4		GAIN_SI	EL[3:0]				AGC_ST[2:0]
24h	AGC5				_			AGC_F	SEL[1:0]
26h	AGC7				GAIN_S	TB[7:0]			
2Ch	FCF1		—	SFRAT	TIO[1:0]		_		
2Dh	FCF2				FSCAL	E[7:0]			
2Eh	FCF3						FSCAL	E[11:8]	
2Fh	FCF4				CF_B1	2[7:0]			
30h	FCF5				-			CF_B	12[9:8]
31h	FCF6				CF_B1	3[7:0]			
32h	FCF7				-			CF_B	13[9:8]
33h	FCF8				CF_A1	2[7:0]			
34h	FCF9				_			CF_A	12[9:8]
35h	FCF10				CF_A1	3[7:0]		1	
36h	FCF11				_			CF_A	13[9:8]
37h	FCF12				CF_B2	2[7:0]		1	
38h	FCF13				_			CF_B	22[9:8]
39h	FCF14				CF_B2	3[7:0]		1	
3Ah	FCF15				_			CF_B	23[9:8]
3Bh	FCF16				CF_A2	2[7:0]			
3Ch	FCF17				_			CF_A	22[9:8]
3Dh	FCF18				CF_A2	3[7:0]			
3Eh	FCF19				-			CF_A	23[9:8]

Note: Addresses 20h, 25h, 27h~2Bh and 3Fh which are not listed in this table are reserved for future use, it is suggested not to change their initial values by any methods.

The reset value shown in the following register description tables means the software reset results of strobe command.

AGC2: AGC Control Register 2

Bit	7	6	5	4	3	2	1	0
Name	SAT_SEL[1:0]		—	—	_	—	AGC_CMP_THD[1:0]	
R/W	R/W		—	—	_	—	R/	W
Reset	0	1	0	0	0	0	0	0

Bit 7~6 SAT SEL[1:0]: Saturation detection threshold selection

_			
00:	-6	dBFS	

- 01: -8 dBFS 10: -10 dBFS
- 11: -12 dBFS

Note: "FS" indicates the ADC output full-scale.

Bit 5~2 Reserved, must be "0000"

- Bit 1~0 AGC_CMP_THD[1:0]: AGC comparison number threshold
 - 00: Continuous AGC comparison until SYNCWORD is detected

01~11: Comparison number threshold

• AGC3: AGC Control Register 3

Bit	7	6	5	4	3	2	1	0
Name	me CDRST_THD_SEL[1:0]		ENVAVG_SEL[1:0]		—	IF_DETOK_THD[2:0]		
R/W	R/W		R/W		—	R/W		
Reset	0	0	1	0	0	1	0	0

Bit 7~6 CDRST_THD_SEL[1:0]: Carrier signal threshold to reset AGC

CDRST THD SEL[1:0]	GAIN_SEL[3:0]					
CDK31_IHD_3EL[1.0]	0010b	0011b	Other Values			
00b	-32 dBFS	-41 dBFS	-48 dBFS			
01b	-35 dBFS	-44 dBFS	-48 dBFS			
10b	-38 dBFS	-47 dBFS	-48 dBFS			
11b	-41 dBFS	-48 dBFS	-48 dBFS			

If the AGC completion state is reached and the signal strength detected is below the preset threshold, the AGC flow will be reset and then restarted.

Bit 5~4 ENVAVG_SEL[1:0]: Envelop detection average ratio selection

- 00: 1/16
- 01: 1/32
- 10: 1/64
- 11: 1/128

Bit 3 Reserved, must be "0"

Bit 2~0 IF_DETOK_THD[2:0]: IF detection OK threshold

After the gain stable time which determined by the AGC7 register, the AGC circuit will wait for (IF_DETOK_THD[2:0] \times 8) ADCLK cycles before starting to detect the IF signal strength.

AGC4: AGC Control Register 4

Bit	7	6	5	4	3	2	1	0
Name	GAIN_SEL[3:0]				—	AGC_ST[2:0]		
R/W	R				—	R		
Reset	Reset 0 0 0 1					0	0	1

Bit 7~4 GAIN_SEL[3:0]: Gain curve selection

0000: Gain curve is not selected

0001: Maximum gain is selected

0111: Minimum gain is selected

The available field value is from 0000 to 0111. The gain will automatically be selected by the hardware. This bit field and the CDRST_THD_SEL[1:0] bit field together determine the carrier signal strength threshold to reset AGC, refer to the AGC3 register.

- Bit 3 Reserved, must be "0"
- Bit 2~0 AGC_ST[2:0]: AGC state machine state 000~001: AGC is not completed 111: AGC is completed



AGC5: AGC Control Register 5

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	—	—	AGC_FS	SEL[1:0]
R/W	—	—	—	—	—	—	 R/W	
Reset	0	0	0	0	0	0	0	0

Bit 7~2 Reserved, must be "000000"

Bit 1~0 AGC_FSEL[1:0]: AGC filter configuration

AGC_FSEL[1]: HPF pass band set point

0: 5/32 ADCLK

1: 6/32 ADCLK

AGC_FSEL[0]: LPF pass band set point

0: 17/320 ADCLK

1: 17/256 ADCLK

ADCLK= $0.5 \times XCLK$. It is recommended to set AGC_FSEL[1:0]=00b for XCLK=16MHz.

AGC7: AGC Control Register 7

Bit	7	6	5	4	3	2	1	0	
Name		GAIN_STB[7:0]							
R/W				R/	W				
Reset	0	0 0 1 1 0 0 0 0							

Bit 7~0 GAIN_STB[7:0]: Gain stable count

Gain stable count delay in ADCLK period=GAIN_STB[7:0]×2

• FCF1: Filter Coefficient Control Register 1

Bit	7	6	5	4	3	2	1	0
Name	—	_	SFRATIO[1:0]		—	—	—	_
R/W	—	—	R/W		—	—	—	—
Reset	0	0	0	0	0	1	1	0

Bit 7~6 Reserved, must be "00"

Bit 5~4 SFRATIO[1:0]: Smooth filter ratio selection

- 00: 1/1
- 01: 1/16 10: 1/64
- 10: 1/04

Bit 3~0 Reserved, must be "0110"

• FCF2: Filter Coefficient Control Register 2

Bit	7	6	5	4	3	2	1	0		
Name		FSCALE[7:0]								
R/W				R/	W					
Reset	0	1	0	0	0	1	0	0		

Bit 7~0 **FSCALE**[7:0]: Frequency deviation scale parameter low byte

• FCF3: Filter Coefficient Control Register 3

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	FSCALE[11:8]			
R/W	—	—	—	—	R/W			
Reset	0	0	0	0	0 1 0 0			

Bit 7~4 Reserved, must be "0000"

Bit 3~0 FSCALE[11:8]: Frequency deviation scale parameter high byte

If the Data Rate is 100Kbps~250Kbps, then the FSCALE value can refer to the Lookup Table recommended settings.

If the Data Rate<100Kbps, then the FSCALE value is calculated as follows:

 $FSCALE[11:0] = round ((h \times f_{s}/f_{XTAL}/(XODIV2+1)) \times 2^{15}),$

where $h = (2 \times frequency deviation)/(data symbol rate)$.

Here "h" is the modulation index calculated from frequency deviation and data symbol rate.

• FCF4: Filter Coefficient Control Register 4

Bit	7	6	5	4	3	2	1	0	
Name		CF_B12[7:0]							
R/W				R/	W				
Reset	1	1 0 0 0 0 1 0 1							

• FCF5: Filter Coefficient Control Register 5

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	—	_	_	CF_B	12[9:8]
R/W	—	—		—	—	_	R/	W
Reset	0	0	0	0	0	0	1	0

• FCF6: Filter Coefficient Control Register 6

Bit	7	6	5	4	3	2	1	0		
Name		CF_B13[7:0]								
R/W				R/	W					
Reset	1	1 0 0 0 1 0 1 0								

• FCF7: Filter Coefficient Control Register 7

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_B'	13[9:8]
R/W	—	—	—	—	—	—	R/W	
Reset	0	0	0	0	0	0	0	0

• FCF8: Filter Coefficient Control Register 8

Bit	7	6	5	4	3	2	1	0	
Name		CF_A12[7:0]							
R/W				R/	W				
Reset	0	0 0 0 1 0 0 1 0							



• FCF9: Filter Coefficient Control Register 9

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_A	12[9:8]
R/W	—	—	—	—	—	—	R/	W
Reset	0	0	0	0	0	0	0	0

When the data rate is in the range of 49Kbps~2Kbps, the following smooth filter is needed.

 $CF_A12[9:0] = mod(2^{10}+[(SFRATIO[1:0]-1)\times 2^8], 2^{10})$

• FCF10: Filter Coefficient Control Register 10

Bit	7	6	5	4	3	2	1	0	
Name		CF_A13[7:0]							
R/W				R/	W				
Reset	0	0 0 1 0 1 0 1 1							

• FCF11: Filter Coefficient Control Register 11

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_A	13[9:8]
R/W	—	—	—	—	—	—	R/	W
Reset	0	0	0	0	0	0	1	1

• FCF12: Filter Coefficient Control Register 12

Bit	7	6	5	4	3	2	1	0	
Name		CF_B22[7:0]							
R/W				R/	W				
Reset	0 0 0 1 0 1 0 0								

• FCF13: Filter Coefficient Control Register 13

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_B2	22[9:8]
R/W	_	_	—	—	—	—	R/	W
Reset	0	0	0	0	0	0	0	1

• FCF14: Filter Coefficient Control Register 14

Bit	7	6	5	4	3	2	1	0	
Name		CF_B23[7:0]							
R/W				R/	W				
Reset	0	0 0 1 0 0 0 1							

• FCF15: Filter Coefficient Control Register 15

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	CF_B2	23[9:8]
R/W	_	—	—	—	—	—	R/	W
Reset	0	0	0	0	0	0	0	0

• FCF16: Filter Coefficient Control Register 16

Bit	7	6	5	4	3	2	1	0	
Name		CF_A22[7:0]							
R/W				R/	W				
Reset	0	0 1 1 1 1 0 0 0							

• FCF17: Filter Coefficient Control Register 17

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	_	_	CF_A2	22[9:8]
R/W	—	—	_	—	—	_	R/	W
Reset	0	0	0	0	0	0	0	0

FCF18: Filter Coefficient Control Register 18

Bit	7	6	5	4	3	2	1	0	
Name		CF_A23[7:0]							
R/W				R/	W				
Reset	0 0 1 0 1 0 0 0								

• FCF19: Filter Coefficient Control Register 19

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CF_A2	23[9:8]
R/W	—	—	—	—	—	—	R/	W
Reset	0	0	0	0	0	0	0	0

The FCF4~FCF19 regsiters define eight groups of IIR coefficients, their recommended settings for different XTAL clock conditions are listed below.

f _{XTAL}	16MHz	16MHz	16MHz	16MHz	16MHz
fs	250Kbps	125Kbps	50Kbps	10Kbps	2Kbps
f _D	93.75kHz	46.875kHz	18.75kHz	40kHz	8kHz
D_K[19:0] (H)	f _{RF}	/[f _{XTAL} /(XODI\	/2+1)], take o	decimal numb	ber
D_N[6:0] (H)	f _{RF}	/[f _{XTAL} /(XODI	V2+1)], take i	integer numb	er
SFRATIO[1:0] (D)	0	0	0	1	3
FSCALE[11:0] (H)	294	119	4C	A4	20
CF_B12[9:0] (H)	2CA	01D	0	0	0
CF_B13[9:0] (H)	062	346	0	0	0
CF_A12[9:0] (H)	358	022	0	310	302
CF_A13[9:0] (H)	3E9	331	0	0	0
CF_B22[9:0] (H)	3B3	386	0	0	0
CF_B23[9:0] (H)	03E	012	0	0	0
CF_A22[9:0] (H)	3E9	008	0	0	0
CF_A23[9:0] (H)	039	008	0	0	0



Bank 2 Control Registers

All control registers will be set to their initial value by power-on reset (POR). The software reset will set the control registers to their initial value.

Addr.	Name				В	it			
Addr.	Name	7	6 5 4 3 2 1						
26h	RSV1				Rese	erved			
27h	RSV2				Rese	erved			
28h	RSV3				Rese	erved			
29h	RSV4				Rese	erved			
2Dh	RSV5				Rese	erved			
2Eh	RSV6				Rese	erved			
2Fh	RVS7				Rese	erved			
30h	RSV8				Rese	erved			
31h	RSV9		Reserved						
34h	RSV10		Reserved						
3Ah	RSV11				Rese	erved			

Note: The addresses which are not listed in this table are reserved for future use, it is suggested not to change their initial values by any methods.

Addr.	Name	Frequen	cy Band		
Addr.	Name	433MHz	868MHz		
26h	RSV1	03	3h		
27h	RSV2	88	3h		
28h	RSV3	A	3h		
29h	RSV4	80)h		
2Dh	RSV5	16	Sh		
2Eh	RSV6	64h	74h		
2Fh	RSV7	44h/54h (≥10	0Kbps: 54h)		
30h	RSV8	00)h		
31h	RSV9	64h			
34h	RSV10	BCh 9Ch			
3Ah	RSV11	94h			

The recommended values for the Bank 2 registers are listed below:

Special Function Description

Sub-1GHz RF Transceiver

The BC3602 adopts a fully-integrated, low-IF receiver architecture. The received RF signal is first amplified by a low noise amplifier (LNA), after which the frequency is down-converted to an intermediate frequency (IF) by a quadrature mixer. The mixer output is filtered by a channel-selected filter which rejects the unwanted out-of-band (OOB) interference and image signals. After filtering, the IF signal is amplified by a analog programmable gain amplifier (PGA). Then the IF signal is digitized by a 10-bit $\Sigma\Delta$ ADC.

The BC3602 features an Automatic Gain Control (AGC) unit to adjust the receiver gain according to the RSSI, generated at the digital modem. The AGC enables the BC3602 to operate from sensitivity level to +10dBm input power.

The BC3602 adopts a fully integrated fractional-N synthesizer which includes RF VCO, loop filter, digital controlled XO (DCXO) and integrated load capacitors for XO. Placing VCO load inductor on the PCB is to lower VCO resonant frequency to achieve 4.2mA RX mode current consumption.

The fractional-N synthesizer architecture allows the users to extend their potential usage to a wider frequency range.

The transmit session is a VCO direct modulation architecture. Different from the conventional direct up-conversion transmitters, the GFSK modulation signal is fed into the VCO directly to take advantange of fractional-N synthesizer. As a result, both layout area and current consumption are much smaller compared with direct up-conversion transmitters. The fine resolution can generate a low FSK error GFSK signal. The modulated signal is fed into a Class-E Power Amplifier (PA) and the maximum output power can be up to +13dBm.

Serial Interface

HOLTEK

The BC3602 communicates with a host MCU via a 3-wire SPI interface (CSN, SCK, SDIO) or a 4-wire SPI interface (SDO from GIO1 or GIO2) with a data rate up to 4Mbps. An SPI transmission is an $(8+8\times n)$ bits sequence which consists of an 8-bit command and $n\times 8$ bits of data, where n can be 0 or any natural number. If the number n is greater than the address boundary, the address will return to zero. The host MCU should pull the CSN (SPI chip select) pin low in order to access the BC3602. Using the SPI interface, user can access the control registers and issue Strobe commands. When writing data to the RF chip, the SPI data will be latched into the registers at the rising edge of the SCK signal. When reading data from the RF chip registers, the bit data will be transferred at the falling edge of the SCK signal after the target register address has been input.

Command (8 bits)									Data (8 bits)					
C7	C6	C5	C4	C3	C2	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0

SPI Command Format

Two kinds of command are defined. One is 1-byte command only, named CmdO, and the other is 1-byte command followed by n-byte data, named CmdD.

C7	C6	C5	C4	C3	C2	C1	C0	Description	CmdO	CmdD
0	1	A5	A4	A3	A2	A1	A0	Write to control registers		\checkmark
1	1	A5	A4	A3	A2	A1	A0	Read from control registers		\checkmark
0	0	1	х	х	х	B1	B0	Set register bank	\checkmark	
0	0	0	1	х	х	х	0	Write SYNCWORD command		\checkmark
1	0	0	1	х	х	х	0	Read SYNCWORD command		\checkmark
0	0	0	1	х	х	х	1	TX FIFO write command		\checkmark
1	0	0	1	х	х	х	1	RX FIFO read command		
1	0	0	1	1	1	1	1	Read Chip ID command		\checkmark
0	0	0	0	1	0	0	0	Software reset command	\checkmark	
0	0	0	0	1	0	0	1	TX FIFO address pointer reset command	\checkmark	
1	0	0	0	1	0	0	1	RX FIFO address pointer reset command	\checkmark	
0	0	0	0	1	0	1	0	Deep Sleep mode	\checkmark	
0	0	0	0	1	0	1	1	Idle mode	\checkmark	
0	0	0	0	1	1	0	0	Light Sleep mode	\checkmark	
0	0	0	0	1	1	0	1	Standby mode	\checkmark	
0	0	0	0	1	1	1	0	TX mode	\checkmark	
1	0	0	0	1	1	1	0	RX mode	\checkmark	


A5~A0: The address of control registers.

x: Hardware doesn't care but it is recommended to set to 0 by software.

B1~B0: Bank number.


Note: 1. The chip supports multi-byte read/write operations and the address is increased automatically after each read or write operation.

- 2. Using software to read/write multiple bytes is allowed after one read/write command in a single CSN enabled cycle.
- 3. In the sleep mode, GIOs will keep the same level of the last operation mode.
- 4. Chip ID is a 2-byte data.




System Clock

The main system clock of the BC3602 comes from the X'tal oscillator. All internal operation clocks of various functional blocks are derived from the X'tal oscillator.



Frequency Synthesizer

HOLTEK



The RF transceiver frequency is generated by a high resolution fractional-N Delta Sigma frequency synthesizer. By appropriate setting on the configuration parameters $D_N[6:0]$ and $D_K[19:0]$, a low-noise LO frequency can be generated to comply with various radio regulatory standards including ETSI EN, FCC, etc. In the RX mode, the synthesizer would generate an LO-IF frequency for the RX mixer operation, RXIFOS[11:0] is used to generate the required IF(Intermedia Frequency) offset. For data rate equal to or larger than 200Kbps, IF should be set to 300kHz, otherwise IF should be set to 200kHz. In the TX mode, there is extra input from the modulator to provide extra frequency deviation waveform of baseband data.

$$\begin{split} & D_N[6:0] = Floor\left(\overline{f_{XTAL}}/(XODIV2+1)\right) \\ & D_K[19:0] = Floor\left(\left(\overline{f_{RF}} - D_N[6:0]\right) \times 2^{20}\right) \\ & RXIFOS[11:0] = Floor\left(\left(\overline{f_{TTAL}}/(XODIV2+1)\right) \times 2^{17}\right) \end{split}$$

Modulator

The BC3602 supports GFSK modulation. A BT=0.5 Gaussian filter for pulse smoothing is implemented in the BC3602. The frequency deviation, f_{DEV} , of the transmitter is programmed using the FSCALE[11:0] field. The value of FSCALE[11:0] is determined by the modulation index h, the XO output divided by 2 control bit XODIV2, data rate fs and f_{XTAL}.

$$h \!\!=\!\! \frac{2 \!\!\times \! f_{\text{DEV}}}{f_S}$$

FSCALE[11:0]=round (($h \times \overline{f_{XTAL}/(XODIV2+1)}) \times 2^{15}$), take the least significant 12 bits

For low data rate applications (\leq 10Kbps), a modulation index of 8 is recommended. For high data rate applications (\geq 50Kbps), a modulation index of 0.75 is recommended. For applications where data rate is between the aforementioned boundaries, keeping the frequency deviation above 20kHz is recommended.

The FSCALE bit field needs to multiply a scaling factor for data rate equal to or larger than 100Kbps. The recommended FSACLE values for data rates equal to or larger than 100Kbps are provided in the filter coefficients tables following the Filter Coefficient Control Registers.

State Machine

There are seven operating modes in the BC3602. The operation modes and key funcitons on/off state in the corresponding mode are listed below.

- 1. Power Down mode
- 2. Deep Sleep mode
- 3. Light Sleep mode
- 4. Standby mode




- 5. Idle mode
- 6. TX mode

7. RX mode

Mode	Register Retention	3.3V	LIRC	Regulator	хо	Standby+VCO	ΤХ	RX	Strobe Command
Power Down	No	OFF	OFF	OFF	OFF	OFF	OFF	OFF	_
Deep Sleep	Yes	ON	OFF	OFF	OFF	OFF	OFF	OFF	0000_1010
Light Sleep	Yes	ON	OFF	ON	ON	OFF	OFF	OFF	0000_1100
Idle	Yes	ON	ON	OFF	OFF	OFF	OFF	OFF	0000_1011
Standby	Yes	ON	OFF	ON	ON	ON	OFF	OFF	0000_1101
ТХ	Yes	ON	OFF	ON	ON	ON	ON	OFF	0000_1110
RX	Yes	ON	OFF	ON	ON	ON	OFF	ON	1000_1110

TX/RX FIFO Mode (DIR_EN=0) State Machine


If the DIR_EN bit is cleared to 0, the device mode transactions are implemented by strobe command from the host MCU and the TX/RX data are derived from the packet handling hardware.



Initially, the BC3602 is in the Power Down mode. After the device completes the internal power on reset, it will enter the Deep Sleep mode and wait for further strobe commands from the host MCU. If the Light Sleep command is received, the device will enable the internal LDO, oscillate the XO and enter the Light Sleep mode. In this state, the host MCU can have the BC3602 execute calibration process if necessary. For normal TRX operations, the host MCU can issue a RX or TX command to the BC3602. After receiving the TX or RX command, the device will first enter the Standby mode which lasts a certain period known as TX/RX settling time. After the settling time has escaped, the

device will finally enter the RX or TX mode. The device will stay in the TX/RX sate until the TX/ RX event is completed, after which the device will return to the Light Sleep mode automatically.

For low power periodical wireless transmission, the device supports low power Idle mode where the LIRC and wake-up timer are turned on. By appropriate timer setting and issuing the Idle mode command, the device will turn off the LDO and XO and enter the Idle mode. The device stays in the Idle mode until the timer expires and then an IRQ will be asserted on the GIO to wake-up the host MCU. Then the host MCU can have the device enter the Light Sleep mode and continue to execute normal TX/RX operations. After the TX/RX event is completed, the host MCU can issue the Idle command to have the device return to the Idle mode again.



Periodical TX/RX Timing


TX/RX Direct Mode (DIR_EN=1) State Machine

If the DIR EN bit is set to 1, TX data is derived directly from the host MCU to BC3602 and RX data is sent directly from the BC3602 to the host MCU. In order to simplify the data bit clock synchronization between the BC3602 and the host MCU, the BC3602 outputs the TBCLK/RCLK from GIO3 or GIO4 by setting GIO3S[3:0] or GIO4S[3:0]. Both TBCLK and RBCLK are in 50/50 duty cycle. In the transmitting mode, the host MCU outputs bit data at the rising edge of the TBCLK signal and the BC3602 samples the TX bit data at the falling edge of the TBCLK signal. In the receiving mode, the host MCU receives data at the rising edge of the RBCLK signal and the BC3602 outputs bit data at the falling edge of the RBCLK signal. The host MCU can select GIO1 or GIO2 for the TX/RX bit data transmission by setting GIO1S[2:0] or GIO2S[2:0].


For TX operations in the direct mode, the host MCU needs to set the OM[1:0] bits, i.e. RTX SEL and SX EN, to 11b to select the TX mode and have the BC3602 enter standby mode first, then set the OM[2] bit, RTX EN, to 1 to have the BC3602 start to transmit the TX data. As long as the host MCU sets OM[2:0] to 000b, the BC3602 will return to the Light Sleep mode.

For RX operations in the direct mode, the host MCU needs to set OM[1:0] to 01b first, then set OM[2] to 1 to have the BC3602 start to receive data from the air. After the BC3602 receives the matched SYNCWORD code, it will output the RBCLK clock, receive data bit (payload part) and then transmit to the host MCU.

In direct mode, the transmission data length has no limit.



Direct Mode State Diagram



Calibration

HOLTEK

The device has three calibration functions, VCO, RC and LIRC calibrations, allowing users to auto select proper setting to compensate the PVT (Process-Voltage-Temperature) variation effect. The control bit, ACAL_EN, is used to enable the VCO and RC calibration functions at the same time and both calibration functions will be automatically implemented after this bit is set high. When the calibrations are completed, the ACAL_EN bit is cleared to zero by hardware. The host MCU can poll the ACAL_EN bit status or use the calibration complete interrupt flag CALCMPIF to check the calibration status. The device also has an independent enable bit, LIRCCAL_EN, for the LIRC calibration function, allowing to independently implementing the LIRC calibration function.

LIRC Calibration

There is an internal low frequency RC oscillator in the BC3602 providing a clock source for the wake-up timer in the Idle mode. After calibration, the internal low frequency RC oscillator supports a precision of $\pm 2\%$ for the PVT variation. The calibration process chooses the curve setting of LIRC frequency to an approximation of 32768Hz. Then an extra LIRC correction process is used to tune the wake-up timer accuracy error to be less than $\pm 1\%$.

The host MCU need to configure LIRC_OW=0 and LIRC_EN=1 before the LIRC calibration. Then the BC3602 will do LIRC calibration when LIRCCAL_EN is set to 1 by the host MCU during the Light Sleep mode. The LIRCCAL_EN bit is reset to 0 by hardware on the completion of LIRC calibration. The LIRC calibration process would take about 4ms.

AGC & RSSI


In order to enhance the receiving dynamic range and ensure the signal SNR be no less than the demodulator minimum SNR requirement, an AGC (Auto-Gain-Control) function block is embedded. The AGC would tune the receiver gain to get valid signal level before ADC staying between the set point and -26 dBFS. The set point is in the range of -6 dBFS to -12 dBFS which is adjusted by the SAT_SEL[1:0] bit field. FS is the full-scale of ADC.

There is an integrated RSSI (Receiver Signal Strength Indicator) measurement function block in the BC3602. The RSSI calculation engine calculates the receiving signal strength after ADC. By combining the calculated ADC signal strength value and receiver chain total gain, the RSSI value is induced. The valid RSSI reading value is from -110dBm to -10dBm. The RSSI measurement error is normally below ±6dBm. The unit of the reading value is -dBm. Two RSSI reading values are available, one is RSSI_SYNC_OK[7:0] that is a RSSI measurement value snapshot when the valid SYNCWORD is detected OK, the other reading value is RSSI_NEGDB[7:0] that is a real time RSSI calculation result. In the receiving mode, the host MCU can access the RSSI_NEGDB bit field. After the receiving is completed, the host MCU should poll the RSSI_SYNC_OK[7:0] field for receiving signal strength assessment.

Packet Handler

In the TX mode, the packet handler is used to move the transmitting data out of FIFO and implement channel coding according to the packet format, then sends the packet to the modulator. In the RX mode, the packet handler is used to implement channel decoding with data from the demodulator and store the payload data into FIFO.

The packet handler performs several tasks such as Preamble and SYNCWORD insertion, Forward Error Correction, CRC calculation/checking, whitening/de-whiteing and Manchester encode/decode.



Packet Format

Note: 1. Preamble format will follow SYNCWORD MSB to inverse.

- If MSB=0, Preamble format=0101...01
- If MSB=1, Preamble format=1010...10
- 2. Trailer format will follow SYNCWORD LSB to inverse.
 - If LSB=0, Trailer format=1010
- If LSB=1, Trailer format=0101
- 3. The Trailer field contains 4 bits and is an optional field which is enabled by TRAILER_EN.
- Preamble

The packet starts with a preamble with a length of $1\sim256$ bytes set by TXPMLEN[7:0] in the TX mode. In the RX mode, preamble detection length is limited to 1, 2 or 4 bytes selected by RXPMLEN[1:0].

SYNCWORD

The SYNCWORD length which is set by SYNCLEN[1:0] can be 4, 6 or 8 bytes in the TX mode. In the RX mode, the detection length is also 4, 6 or 8 bytes. When the RX side receives a matched SYNCWORD packet, the DATA field will be stored in the FIFO.

• Trailer

The trailer field length is fixed at 4 bits which is a concatenating field between SYNCWORD and the latter payload.

• Header

The header (Payload Header) is optional and enabled by PLH_EN. The payload header length can be 1 or 2 bytes set by PLHLEN. When the PLHLEN bit is 0, only PID[1:0] and PLHA[5:0] (address 0) fields are used in the packet. PID[1:0] is located in bit 7~6 of the payload header field. If PLHAC_EN=0, PLHA[5:0] can be used as software flags and the actual function can be defined by users. If PLHAC_EN=1, the device will compare the local PLHA[5:0] field with the received PLHA[5:0] field. If matched, the receiving data will be moved into the RX FIFO, otherise the following incoming data will be abandoned. The PLHA[5:0] field is used to support broadcast function and PLHA[5:0]=0 is a special preserved address permitting the BC3602 not to implement the address filtering mechanism.

When the PLHLEN bit is set to 1, the address field length is extended to 14 bits which is formed by address 0 (PLHA[5:0]) and address 1 (PLHEA[7:0]).

• PLEN (Payload Length)

The PLEN field is optional and its length is fixed at 1 byte once being enabled by PLLEN_EN. When this bit is set high, the DATA field length is variable and is determined by the PLEN field in each TX/RX packet.

• DATA

When in the TX mode, the TX data length is determined by the TXDLEN[7:0] field. The maximum length is 255 bytes in the extend FIFO mode. In the special case of infinite FIFO mode, the length can exceed 255 with an infinite length. If PLLEN_EN=1, the PLEN field in the TX packet is enabled and the PLEN content is equal to TXDLEN[7:0]. When in the RX mode, the RX data length is set by RXDLEN[7:0] if PLLEN_EN=0 and by PLEN field in the receiving packet if PLLEN_EN=1.

• CRC

The CRC field is optional and is enabled by CRC_EN. It is recommend to always set CRC_EN to 1 for data correctness checking. There are two CRC formulas selected by setting the CRCFMT bit. CRCFMT=0: CCITT-16-CRC $G(X) = X^{16} + X^{12} + X^5 + 1$ CRCFMT=1: IBC-16-CRC $G(X) = X^{16} + X^{15} + X^2 + 1$ Note that the CRC initial value is FFFF.

• FEC

The optional data encode/decode function can be enabled by FEC_EN. Use (7,4) Hamming code to correct 1-bit error and more than 1-bit error detect for each 4-bit data. After FEC, the data length for each data will be $(4+3)\times 2=14$ bits.

Hamming Code Function Table


Bit	7	6	5	4	3	2	1
Transmitted Bit	D3	D2	D1	P2	D0	P1	P0
P0	Y	Ν	Y	Ν	Y	N	Y
P1	Y	Y	N	Ν	Y	Y	N
P2	Y	Y	Y	Y	Ν	Ν	Ν

• Data Whitening

The optional data whitening/de-whitening function can be enabled by WHT_EN. Use PN7 code to implement XOR operation with the transmitted data. The whitening seed is set by WHTSD[6:0].

• Manchester Code

The optional Manchester encode/decode function can be enabled by MCH_EN. Each bit after Manchester encoding will be extended into two bits and recovered to one bit data after decoding.



FIFO Operation Modes

In Burst mode, data transmission to the RF transmitter is derived from FIFO and is pre-written by the host MCU. There are 4 FIFO modes to support various applications. They are the Simple FIFO mode, Block FIFO mode, Extend FIFO mode and Infinite FIFO mode.

FIFO Reset


To use the FIFO in the burst mode, issue the TX FIFO address pointer reset command and RX FIFO address pointer reset command to reset the FIFO pointer and buffer first. After this, the FIFO is in the initial state same as reset.

Simple FIFO Mode

This FIFO mode is used for general applications with a TX/RX data length less then or equal to 64 bytes. The data length should not exceed 64 bytes. To use the simple FIFO mode, the host MCU must write the transmitting data to FIFO by the SPI write FIFO command. The transmitting sequence is first written byte first out and the MSB in each byte first out to the transmitter. Users should determine all transmitting data packet format including the preamble, SYNCWORD and packet encoding such as FEC, CRC, whiting. After FIFO data filling out is completed, clear the TXFFSA[5:0] field and set TXDLEN[7:0]/RXDLEN[7:0] field to the desired transmitting/receiving length in bytes. Then issue the TX command to start the transmission. After the current transmitting is completed, the data will be kept in FIFO to wait for the next transmission.

Programming procedure:

- 1. Reset TX FIFO by the SPI reset TX FIFO command.
- 2. Reset RX FIFO by the SPI reset RX FIFO command.
- 3. TXFFSA[5:0] must be cleared to 0.
- 4. Fill out TX FIFO by the SPI write FIFO command.
- 5. Set TXDLEN[7:0]/RXDLEN[7:0] to control the TX/RX length in bytes.
- 6. Issue the TX command for transmitter and RX command for receiver.
- 7. TX/RX completion is acknowledged by the TX/RX complete IRQ.
- 8. Re-transmitting TX packet with the same data will auto-reset TXFF_RPTR to 0.




Block FIFO Mode

The Bock FIFO mode is used to support multi-key code applications. Users should write all the key codes to FIFO first. When a key is pressed, the host MCU will detect the key and set TXFFSA[5:0] to the target key code start address and set TXDLEN[7:0] to indicate the key code length and issue the TX strobe command to start the transmission. The maximum FIFO length is also limited to 64 bytes.

Programming procedure:

- 1. TX: Write key code $0 \sim n$ to TX FIFO by SPI write FIFO command.
- 2. TX: Set TXDLEN[7:0] for key code length.
- 3. TX: When a key is pressed, the host MCU will set TXFFSA[5:0] to the start address of the corresponding key code.
- 4. RX: Set the RXDLEN[7:0] to key code length and then enter the RX mode by SPI command.
- 5. TX: Issue TX command for transmitter.
- 6. RX: Issue RX command for receiver.
- 7. TX/RX completion is acknowledged by the TX/RX complete IRQ.




Extend FIFO Mode

The Extend FIFO mode is used for transmissions with a long payload data packet. The maximum length is 255 bytes. As the physical FIFO length is 64 bytes, to extend the available transmitting length in one packet, a handshake mechanism is needed between the host MCU and the FIFO controller.

Set FFMG[1:0] to determine the FIFO data length margin and set FFMG_EN to enable the margin detect function to inform the MCU when the TX FIFO data fullness level is less than the margin. The MCU should write data to TX FIFO fast enough when receiving this reminding signal to avoid transmission being terminated by TX FIFO underflow.

Programming procedure:

- 1. Set FFMG_EN to enable FIFO depth low threshold detect function and set FFMG[1:0] to select the threshold, 4, 8, 16 or 32 bytes.
- 2. Set the FIFOLTIE bit to 1 to enable the FIFO low threshold IRQ.
- 3. Set GIOnS field $(n=1\sim4) = 101b$ to output IRQ on GIO1~GIO4.
- 4. TX: If MCU detects the FIFO low threshold IRQ signal, it will move data into TX FIFO with a data length less than or equal to (64-FFMG[1:0]). Then the MCU clears the FIFO low threshold IRQ flag FIFOLTIF and repeats the same routine until all TX data are completely written to TX FIFO.
- 5. RX: If MCU detects the FIFO low threshold IRQ signal, it will read data from RX FIFO with a data length equal to FFMG[1:0]. Then the MCU clears the FIFO low threshold IRQ flag FIFOLTIF and repeats the same routine until receiving the RX completion IRQ to read the remaining data from RX FIFO.




Infinite FIFO Mode

Programming procedure:


- 1. Set FFINF_EN to 1 to enable the Infinite FIFO mode.
- 2. The handshaking and IRQ function are identical with the Extend FIFO mode.
- 3. TX: If receiving the FIFO low threshold IRQ, the MCU continues to write TX data to TX FIFO with a data length less than or equal to (64-FFMG[1:0]). Then the MCU clears the FIFO low threshold IRQ flag and repeats the same routine until it wants to terminate the infinite FIFO mode. To terminate the infinite FIFO mode, after receiving IRQ and moving data to TX FIFO, the MCU should clear FFINF_EN to zero and set TXDLEN[7:0] to the remaining data length if the remaining transmitting length is less than 192 bytes and longer than 64 bytes. The terminating configuration should be programmed only once for one transmission. The packet will be terminated when all of the target data are transmitted completely.
- 4. RX: If receiving the FIFO low threshold IRQ, the MCU reads data from RX FIFO with a data length equal to FFMG[1:0]. Then the MCU clears the FIFO low threshold IRQ flag and repeats the same routine until it wants to terminate the infinite FIFO mode. To terminate the infinite FIFO mode, after receiving IRQ and reading data from RX FIFO, the MCU should clear FFINF_EN to zero and set RXDLEN[7:0] to the remaining data length if the remaining receiving length is less than 192 bytes and longer than 64 bytes. The terminating configuration should be programmed only once for one receiption. The packet will be terminated when all of the target data are received completely.

Receiving Packet Judgement

In normal RX operating mode, package reception follows the following judgement criteria.




The BC3602 adopts extra receiver packet judgment for the continuous RX mode and autoacknowledge mode. The main purpose of these special link layer functions are used to alleviate MCU loading when handling TRX packet transaction.



Continuous RX Mode

There is a special continuous RX operating mode supported in the BC3602. The MCU can enable this continuous RX mode by setting the RXCON_EN bit high and start the continuous RX mode by issuing the RX strobe command to the device. If there is a valid RX packet received, the BC3602 will issue a RX completion IRQ to the MCU. The device then repeats the RX operation after a duration defined by DLY_TXS[2:0] to keep listening for incoming packets. If an invalid packet is


received, the BC3602 would only repeat the RX operation without issuing the RX completion IRQ to the MCU. The MCU stops the continuous RX by issuing the Light Sleep strobe command to the BC3602. In the continuous RX mode, only simple FIFO mode can be used. In order to prevent the receiving packet data length field from being corrupted by new incoming packets before the MCU reads data from RX FIFO, users should set RXPL2F_EN=1 and PLLEN_EN=1 to have the PLEN information stored into the RX FIFO. Because of the existence of PLEN byte, the maximum packet data length becomes 63 bytes. If a new incoming packet arrives before the MCU reads RX FIFO, a FIFO overflow error will happen, in which condition the BC3602 will issue a RX error IRQ to the MCU. At this moment, the MCU should exit the continuous RX mode and reset the RX FIFO pointer.




ARK Mode: Auto-Resend and Auto-Ack

The BC3602 supports auto-resend and auto-ack mechanism by setting the ARK_EN bit high. This mechanism enables an easy two-way communication implementation however can only be operated in the simple FIFO mode.

Set ARK_EN to 1 to enable the device to enter the auto-resend and auto-ack ready mode. Then, auto-resend is triggered by the TX strobe command from the MCU and auto-ack is triggered by RX strobe command from the MCU. Packet format transmitted from the master to the slave in the auto-resend mode are illustrated below.




The slave side in the auto_ack mode uses the packet format as the following to be an acknowledge packet transmitted to master. Note that there is no payload data field used in the acknowledge packet.



If the address field is used for the ARK mode, the auto-resend (master) side should configure the same address as the auto-ack (slave) side.

After configuring ARKNM[3:0], ARK_EN and ARKRXAP[7:0], the MCU starts the auo-resend process by issuing the TX strobe command. The BC3602 starts to transmit data from the TX FIFO and then enters the RX mode after the TX completion. The RX period is in multiples of 250μ s which is determined by ARKRXAP[7:0] plusing one. If the BC3602 receives a valid acknowledge packet from the slave side within the RX period with CRC checked correct, it will return to the Light Sleep mode and issue a TX completion IRQ to the MCU. Otherwise, the BC3602 will check if the resend number has reached the limit set by ARKNM[3:0], if not, it will go to the TX mode to transmit the same TX data from the TX FIFO and the resend number will be increased by one.




Auto-resend: No Valid Packet Received before ARKNM Limit

Regarding the auto-ack in the slave side, the MCU issues the RX strobe command to start the autoack process and issues the Light Sleep strobe command to stop the auto-ack process. In the autoack mode, an extra PID/CRC filtering function will be applied for the slave side to check the packet received. If the PID/CRC of the new incoming packet is same as the stored PID/CRC of the last packet, then the newly received packet would be treated as a repeated packet.

During the auto-ack process, if the device receives a valid packet with different PID/CRC and CRC/ address checked correct, it will issue a RX completion IRQ to the MCU and auto-transmit the ACK packet to the master. If the device receives a packet with the same PID/CRC and CRC/address checked correct, it will treat this packet as the repeated packet. Then the device will not issue the RX IRQ to the MCU but still auto-transmit the ACK packet to the master. If the device receives a packet with CRC/address checked failed, no IRQ is issued and the device will automatically re-do the RX operation to continuely listening for incoming packets.

The gap period for the device to restart the next RX operation after the current RX completion is defined by ARKRXAP[7:0]. In general cases, the MCU should fetch the receiver FIFO data within this period after receiving the RX completion IRQ. Besides, the MCU needs to wait for a same duration if it wants to leave the ARK mode after receiving the RX completion IRQ.



ATR Mode: Auto-Transmit-Receive

There is a special ATR operation mode in the BC3602 to reduce the external host's loading. Two ATR functions are implemented within the device, one is WOR (Wake-On-RX) and the other is WOT (Wake-On-TX). They can only be operated with simple FIFO mode. These two operating modes need to co-work with an Idle mode timer which operates at a low frequency. The low frequency clock can be sourced from the internal LIRC or from the external ROSCi clock by setting the ATRCLKS bit in the ATR1 register. There are two operation modes for the ATRCT timer which is selected using the ATRCTM bit. Clearing the ATRCTM bit to 0 will select the single mode, where the ATRCT timer will restart upon every ATR transation when entering the Idle state. The ATRCT timer will stop and leave the ATR mode upon receiving the Light Sleep command. Setting the ATRCTM bit to 1 will select the continuous mode, where the ATRCT timer will start to operate upon receiving the Idle command and continuously run until the ATR_EN bit or the ATRCTM bit is cleared to zero.


After entering the ATR mode, only the Idle, Light Sleep, Set Register Bank and control register read/ write commands can be recognized by the BC3602.

WOT (Wake-On-TX) Function

When the WOT function is enabled by setting the ATR_EN bit to 1 and the ATRM[1:0] bits to 00b, the device will periodically wake-up from the Idle mode and transmit TX FIFO contents without interaction with the host MCU. The device starts the WOT process upon receiving the Idle strobe command from the MCU and stops the WOT process upon receiving the Light Sleep strobe command from the MCU. The ATRCYC[15:0] bits are used to set the wake-up period for the WOT function. At the moment of timer expiration, the wake-up timer will trigger the device to leave the Idle state and enter the active state to transmit data, at the same time the ATRCYC[15:0] content will be reloaded into the timer's counter. After finishing the TX operation, the device will return to the Idle mode and stay in this state until next wake-up timer expiration occurs. In the active state, the device only implements wake-up transmission once by default. Users can extend the wake-up transmitting mechanism by combining with the ARK function. The repeated transmitting number is

HOLTEK


controlled by the ARKNM[3:0] bits in the ATR7 register. The time duration between the repeated transmitting packets is inserted with one RX slot and controlled by ARKRXAP[7:0] in the ATR8 register. If the device receives ACK in the RX slot, a TX completion IRQ will be issued to inform the host MCU.



WOR (Wake-On-RX) Function


When the WOR function is enabled by setting the ATR_EN bit to 1 and the ATRM[1:0] bits to 01b, the device will periodically wake-up from the Idle mode and listen for the incoming packets without interaction with the host MCU. The device starts the WOR process upon receiving the Idle strobe command from the MCU and stops the WOR process upon receiving the Ligh Sleep strobe command from the MCU. The ATRCYC[15:0] bits are used to set the wake-up period for the WOR function. At the moment of ATR timer expiration, the wake-up timer will trigger the device to leave the Idle mode and enter the active state to listen for the incoming packet, at the same time the ATRCYC[15:0] content will be reloaded into the timer's counter. The receiving active period is defined by the ATRRXAP[10:0] bits. The active period is in multiples of 250µs and starts from 250µs. If there is no incoming packet received in the RX active period, the device will return to the Idle mode and wait for the next WOR cycle.

The active period is auto-extended when the preamble is detected. The extend period is defined by ATRRXEP[15:0]. The extend period is also in multiples of 250µs and starts from 250µs. Once the SYNCWORD is received, the receiving period would be auto-extended until the whole packet is completely received. After the RX receiving is done with CRC checked correct, the BC3602 would acknowledge the MCU with RX complete IRQ and stay at light sleep mode. MCU can read the incoming packet from the RX FIFO and then restart the next WOR session by issuing Idle strobe command. If MCU want to leave WOR mode, MCU still need to issue light sleep command to the BC3602.





In the WOR active period, the device only implements RX operation once by default. Users can extend the wake-up receiving mechanism by combining with the ARK function. In WOR+ARK mode, the time duration between the repeated receiving packets is inserted with one TX slot for acknowledgement. The TX duration depends on the transmitting data rate. The device stays in the RX mode for a maximum period of time defined by ATRRXAP+ATRRXEP. If a valid imcoming packet, with CRC checked OK and a different PID/CRC, is received before the timer expires, the device will issue a RX completion IRQ to the MCU and automatically enter the TX mode. If a repeated packet, with CRC checked correct and a same PID/CRC, is received, the device will only automatically enter the TX mode with no IRQ to the MCU. After the TX completion, the device will return to the RX mode again and listen for the incoming packets until the timer expires if no incoming packet is received.



WTM (Wake up Timer Mode)

The BC3602 can be set as a programmable timer to output a periodical waveform on GIOs. User can use this signal to wake up the CPU. Set ATR_EN=1 and ATRM=10b/11b to enable the WTM mode. The device starts the WTM mode upon receiving the Idle strobe command from the MCU and stops the WTM mode upon receiving the Light Sleep strobe command. The device will stay in the Idle mode for the whole WTM process.


Host] [BC3602	Idle Mode	BC3	602	Host
	Wake on RX				Wake on TX	
ATRM[1	l:0]=01: WOR, ATR e	enabled		A	TRM[1:0]=00: WOT, ATR	enabled
	Idle Mode			PID++	TX FIFO address pointe TX FIFO Write PKT5 TXDLEN Idle Mode	er reset
	SYNC	C fail ←	PID=2	тх		
	CRO	C fail ←	PID=2	ТХ		
	CRC	pass (PID=2	тх		
`	[1]GIO (RX FIFO Re Light Sleep Mode	\rightarrow \leftarrow	PID=2	тх		
	RX FIFO Read	g→ → ←	PID=2	тх		
			PID=2	тх		
			PID=2	тх		
					Light Sleep Mode	

Message Flowchart Examples

ATR: WOT & WOR


HOLTEK





ATR+ARK: WOT+Auto-Resend & WOR+Auto-Ack







Abbreviation

ADC: Analog to Digital Converter AFC: Automatic Frequency Compensation AGC: Automatic Gain Control ARK: Auto-Resend and Auto-Ack ATR: Automatic-Transmit-Receive BER: Bit Error Rate BPF: Band Pass Filter CD: Carrier Detect CFO: Carrier Frequency Offset **CP: Charge Pump** CRC: Cyclic Redundancy Check DCOC: DC Offset Correct DSM: Delta Sigma Modulator FEC: Forward Error Correction FIFO: First In First Out GFSK: Gaussian Frequency Shift Keying HPF: High Pass Filter ID: Identifier IF: Intermedia Frequency IIR: Infinite Impulse Response IRQ: Interrupt Request ISM: Industrial, Scientific and Medical LNA: Low Noise Amplifier LO: Local Oscillator LPF: Low Pass Filter MCU: Mico Controller Unit MMD: Multi-Mode Divider **OW:** Overwrite PA: Power Amplifier PD: Power Down PFD: Phase Frequency Detector (for PLL) PLL: Phase Lock Loop POR: Power On Reset PVT: Process-Voltage-Temperature RBCLK: RX Bit Clock RSSI: Received Signal Strength Indicator **RX:** Receiver SNR: Signal Noise Ratio SPI: Serial Port Interface

SX: Synthesizer SYCK: System Clock for digital circuit SYNC/SYNCWORD: Synchronization Word TBCLK: TX Bit Clock TRX: TX/RX TX: Transmitter VCO: Voltage Controlled Oscillator WOR: Wake-on-RX WOT: Wake-on-RX WOT: Wake-on-TX WTM: Wake-up Timer Mode XCLK: Crystal Clock XO/XOSC: Crystal Oscillator XTAL: Crystal

Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by various internal functions such as the TMs, Time Bases, SIM, LVD, EEPROM and the A/D converter.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory. The registers fall into three categories. The first is the INTCO~INTC3 registers which setup the primary interrupts, the second is the MFnI register which setup the Multi-function interrupts. Finally there is the INTEG register which setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	
INTn Pin	INTnE	INTnF	n=0~1
PLT Comparator	PLTCnE	PLTCnF	n=0~1
A/D Converter	ADE	ADF	_
Time Base	TBnE	TBnF	n=0~1
SIM	SIME	SIMF	—
UARTn	URnE	URnF	n=0~1
Multi-function	MFnE	MFnF	n=0~5
LVD	LVE	LVF	_
EEPROM	DEE	DEF	



Function	Enable Bit	Request Flag	Notes	
STMn	STMnPE	STMnPF	n=0~1	
511011	STMnAE	STMnAF		
DTMp	PTMnPE	PTMnPF	n=0~2	
PTMn	PTMnAE	PTMnAF	n=0~2	

Interrupt Register Bit Naming Conventions

Register				В	it			
Name	7	6	5	4	3	2	1	0
INTEG	—	—		_	INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	INT1F	INTOF	PLTC0F	INT1E	INT0E	PLTC0E	EMI
INTC1	MF1F	MF0F	LVF	SIMF	MF1E	MF0E	LVE	SIME
INTC2	PLTC1F	TB1F	TB0F	MF2F	PLTC1E	TB1E	TB0E	MF2E
INTC3	_	MF5F	MF4F	MF3F	—	MF5E	MF4E	MF3E
MFI0	_	—	DEF	ADF	—	—	DEE	ADE
MFI1	_	—	PTM0AF	PTM0PF	_	—	PTM0AE	PTM0PE
MFI2	—	—	STM0AF	STM0PF	—	—	STM0AE	STM0PE
MFI3	_	UR0F	STM1AF	STM1PF	—	UR0E	STM1AE	STM1PE
MFI4		UR1F	PTM1AF	PTM1PF		UR1E	PTM1AE	PTM1PE
MFI5			PTM2AF	PTM2PF		_	PTM2AE	PTM2PE

Interrupt Register List

INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	—	—	—	R/W	R/W	R/W	R/W
POR	—	_	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 INT1S1~INT1S0: interrupt edge control for INT1 pin

00: Disable

- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges
- Bit 1~0 INT0S1~INT0S0: interrupt edge control for INT0 pin
 - 00: Disable
 - 01: Rising edge
 - 10: Falling edge
 - 11: Rising and falling edges

INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	INT1F	INTOF	PLTC0F	INT1E	INT0E	PLTC0E	EMI
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 INT1F: INT1 interrupt request flag

- 0: No request
- 1: Interrupt request

BA45F5660 Sub-1GHz RF Transceiver Smoke Detector Flash MCU

Bit 5	INTOF : INTO interrupt request flag
	0: No request
	1: Interrupt request
Bit 4	PLTC0F: PLT Comparator 0 interrupt request flag
	0: No request
	1: Interrupt request
Bit 3	INT1E : INT1 interrupt control
	0: Disable
	1: Enable
Bit 2	INT0E : INT0 interrupt control
	0: Disable
	1: Enable
Bit 1	PLTC0E: PLT Comparator 0 interrupt control
	0: Disable
	1: Enable
Bit 0	EMI: Global interrupt control
	0: Disable
	1: Enable

INTC1 Register

Bit	7	6	5	4	3	2	1	0		
Name	MF1F	MF0F	LVF	SIMF	MF1E	MF0E	LVE	SIME		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 7	MF1F: Multi-function 1 interrupt request flag 0: No request 1: Interrupt request									
Bit 6	0: No 1	Multi-funct request rrupt reques		upt request	flag					
Bit 5	0: No 1	LVF: LVD interrupt request flag 0: No request 1: Interrupt request								
Bit 4	0: No 1	SIM interruj request rrupt reques		lag						
Bit 3	MF1E : 0: Disa 1: Ena	able	ion 1 interr	upt control						
Bit 2	0: Disa	MF0E: Multi-function 0 interrupt control 0: Disable 1: Enable								
Bit 1	LVE: LVD interrupt control 0: Disable 1: Enable									
Bit 0	SIME : 5 0: Disa 1: Ena		pt control							



	-							
Bit	7	6	5	4	3	2	1	0
Name	PLTC1F	TB1F	TB0F	MF2F	PLTC1E	TB1E	TB0E	MF2E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0 0 0 0 0 0 0						0	0
Bit 7	PLTC1F: Comparator1 interrupt request flag 0: No request 1: Interrupt request							
Bit 6	TB1F : Time Base interrupt request flag 0: No request 1: Interrupt request							
Bit 5	TB0F : Time Base interrupt request flag 0: No request 1: Interrupt request							
Bit 4	MF2F: Multi-function 2 interrupt request flag 0: No request 1: Interrupt request							
Bit 3	PLTC1E: Comparator1 interrupt control 0: Disable 1: Enable							
Bit 2	TB1E : Time Base interrupt control 0: Disable 1: Enable							
Bit 1	TB0E : Time Base interrupt control 0: Disable 1: Enable							
Bit 0	MF2E : 1 0: Disa 1: Ena		ion 2 interr	upt control				

INTC2 Register

INTC3 Register

Bit	7	6	5	4	3	2	1	0
Name	_	MF5F	MF4F	MF3F	_	MF5E	MF4E	MF3E
R/W	—	— R/W R/W R/W — R/W R/W R/W						R/W
POR		- 0 0 0 $-$ 0 0 0						0
Bit 7	Unimple	Unimplemented, read as "0"						
Bit 6	MF5F: Multi-function 5 interrupt request flag 0: No request 1: Interrupt request							
Bit 5	MF4F: Multi-function 4 interrupt request flag 0: No request 1: Interrupt request							
Bit 4	MF3F: Multi-function 3 interrupt request flag 0: No request 1: Interrupt request							
Bit 3	Unimplemented, read as "0"							
Bit 2	MF5E: Multi-function 5 interrupt control 0: Disable 1: Enable							

BA45F5660 Sub-1GHz RF Transceiver Smoke Detector Flash MCU

- Bit 1
 MF4E: Multi-function 4 interrupt control

 0: Disable
 1: Enable

 Bit 0
 MF3E: Multi-function 3 interrupt control

 0: Disable
 0: Disable
 - 1: Enable

MFI0 Register

HOLTEK

Bit	7	6	5	4	3	2	1	0
Name	—	—	DEF	ADF	—	—	DEE	ADE
R/W	—	—	R/W	R/W	—	—	R/W	R/W
POR	—	_	0	0	_	_	0	0

Bit 7~6	Unimplemented, read as "0"
Bit 5	DEF : Data EEPROM interrupt request flag 0: No request 1: Interrupt request
Bit 4	ADF: A/D converter interrupt request flag 0: No request 1: Interrupt request
Bit 3~2	Unimplemented, read as "0"
Bit 1	DEE : Data EEPROM interrupt control
	0: Disable 1: Enable

MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	PTM0AF	PTM0PF	—	—	PTM0AE	PTM0PE
R/W	—	—	R/W	R/W	—	—	R/W	R/W
POR	—	_	0	0	—	_	0	0
D:+76	Unimplemented read as "0"							

Bit 7~6	Unimplemented, read as "0"
Bit 5	PTM0AF : PTM0 Comparator A match interrupt request flag 0: No request 1: Interrupt request
Bit 4	PTM0PF : PTM0 Comparator P match interrupt request flag 0: No request 1: Interrupt request
Bit 3~2	Unimplemented, read as "0"
Bit 1	PTM0AE : PTM0 Comparator A match interrupt control 0: Disable 1: Enable
Bit 0	PTM0PE : PTM0 Comparator P match interrupt control 0: Disable 1: Enable

1: Enable



MFI2 Register

Bit	7	6	5	4	3	2	1	0
Name	—		STM0AF	STM0PF		_	STM0AE	STM0PE
R/W	—		R/W	R/W			R/W	R/W
POR	—		0	0	—	—	0	0
Bit 7~6	Unimple	Unimplemented, read as "0"						
Bit 5	0: No 1		•	A match int	terrupt requ	lest flag		
3it 4	0: No 1			P match int	errupt requ	est flag		
Bit 3~2	Unimple	mented, rea	ad as "0"					
Bit 1	STM0A 0: Disa 1: Enal	able	Comparator	A match in	terrupt cont	trol		
Bit 0	STMOP	E: STM0 C	omparator	P match inf	arrunt cont	rol		
MFI3 Reg	0: Disa 1: Enal	able	omparator		enupt conti			
/IFI3 Reg Bit	0: Disa 1: Enal	able	5	4	3	2	1	0
	0: Disa 1: Enal ister	able ble					1 STM1AE	-
Bit	0: Disa 1: Enal ister	able ble <u>6</u>	5	4		2	-	-
Bit Name	0: Disa 1: Enal ister	able ble 6 UR0F	5 STM1AF	4 STM1PF	3	2 UR0E	STM1AE	STM1PE
Name R/W	0: Disa 1: Enal ister 7 — — —	able ble G UR0F R/W	5 STM1AF R/W 0	4 STM1PF R/W	3	2 UR0E R/W	STM1AE R/W	STM1PE R/W
Bit Name R/W POR Bit 7	0: Disa 1: Enal ister 7 — — Unimple UR0F: U 0: No r	6 UR0F R/W 0 omented, ready JART0 integration	5 STM1AF R/W 0 ad as "0" errupt reque	4 STM1PF R/W 0	3	2 UR0E R/W	STM1AE R/W	STM1PE R/W
Bit Name R/W POR	0: Disa 1: Enal ister 7 — — Unimple UROF: U 0: No r 1: Inter STM1A 0: No r	6 UROF R/W 0 mented, rea JART0 inte request rrupt request F: STM1 C	5 STM1AF R/W 0 ad as "0" errupt reque st Comparator	4 STM1PF R/W 0	3	2 UR0E R/W 0	STM1AE R/W	STM1PE R/W

- 0: No request 1: Interrupt request
- Bit 3 Unimplemented, read as "0"
- Bit 2 UR0E: UART0 interrupt control 0: Disable 1: Enable
- Bit 1 STM1AE: STM1 Comparator A match interrupt control 0: Disable 1: Enable
- Bit 0 STM1PE: STM1 Comparator P match interrupt control 0: Disable 1: Enable

MFI4 Register

Bit	7	6	5	4	3	2	1	0
Name		UR1F	PTM1AF	PTM1PF		UR1E	PTM1AE	PTM1PE
R/W		R/W	R/W	R/W		R/W	R/W	R/W
POR	- 0 0 0 0 $-$ 0 0						0	
Bit 7	Unimplemented, read as "0"							
Bit 6	0: No 1	UART1 inte request rrupt request	1 1	est flag				
Bit 5	0: No 1	F: PTM1 C request rrupt request	-	A match in	terrupt requ	iest flag		
Bit 4	PTM1PF: PTM1 Comparator P match interrupt request flag 0: No request 1: Interrupt request							
Bit 3	Unimple	Unimplemented, read as "0"						
Bit 2	UR1E: UART1 interrupt control 0: Disable 1: Enable							
Bit 1	PTM1AE : PTM1 Comparator A match interrupt control 0: Disable 1: Enable							
Bit 0	PTM1PE : PTM1 Comparator P match interrupt control 0: Disable 1: Enable							
MFI5 Reg	ister							

Bit 7 6 5 4 3 2 1 0 PTM2AF PTM2PF PTM2AE PTM2PE Name ____ _ _ ____ R/W R/W R/W R/W R/W _ — ____ _ POR ____ 0 0 _ _ 0 0 _

Bit 7~6	Unimplemented, read as "0"
Bit 5	PTM2AF : PTM2 Comparator A match interrupt request flag 0: No request 1: Interrupt request
Bit 4	PTM2PF : PTM2 Comparator P match interrupt request flag 0: No request 1: Interrupt request
Bit 3~2	Unimplemented, read as "0"
Bit 1	PTM2AE : PTM2 Comparator A match interrupt control 0: Disable 1: Enable
Bit 0	PTM2PE : PTM2 Comparator P match interrupt control 0: Disable 1: Enable

1: Enable




Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device are in SLEEP or IDLE Mode.



M. Funct. 3

M. Funct. 4

M. Funct. 5

Interrupt Structure

MF3F

MF4F

MF5F

MF3E

MF4E

MF5E

EMI

EMI

EMI

30H

34H

38H

I ow

External Interrupts

PTM1AF

PTM2PF

PTM2AF

Interrupts contained within Multi-Function Interrupts

PTM1AE

PTM2PE

PTM2AE

PTM1 A

PTM2 P

PTM2 A

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

PLT Comparator Interrupts

The PLT comparator interrupts are controlled by the Powerline Transceiver circuit internal comparators. A PLT comparator n interrupt request will take place when the PLT comparator n interrupt request flag, PLTCnF, is set, a situation that will occur when the PLT comparator n output bit changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and PLT comparator n interrupt enable bit, PLTCnE, must first be set. When the interrupt is enabled, the stack is not full and the PLT comparator n inputs generate a comparator output transition, a subroutine call to the PLT comparator interrupt vector, will take place. When the interrupt is serviced, the PLT comparator interrupt request flag, PLTCnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.


A/D Converter Interrupt

The A/D Converter Interrupt is contained within the Multi-function Interrupt. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the ADF flag will not be automatically cleared, it has to be cleared by the application program.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signals in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C or TB1C register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{PSC} , which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.



Time Base Interrupt

PSCR Register

HOLTEK

Bit	7	6	5	4	3	2	1	0
Name	_	—		—	—	—	CLKSEL1	CLKSEL0
R/W	_	—	—	—	—	—	R/W	R/W
POR	_	—		—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

1x: f_{sub}

• TBnC Register (n=0 or 1)

Bit	7	6	5	4	3	2	1	0
Name	TBnON	—	—	—	—	TBn2	TBn1	TBn0
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	_	_	—	—	0	0	0

Bit 7 **TBnON**: Time Base n Control

0: Disable

1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 TBn2~TBn0: Select Time Base n Time-out Period

 $\begin{array}{c} 000:\ 2^8/f_{PSC}\\ 001:\ 2^9/f_{PSC}\\ 010:\ 2^{10}/f_{PSC}\\ 011:\ 2^{11}/f_{PSC}\\ 100:\ 2^{12}/f_{PSC} \end{array}$

- $\begin{array}{c} 101 \colon 2^{13} / f_{PSC} \\ 110 \colon 2^{14} / f_{PSC} \end{array}$
- $110.2^{17}/\text{Ipsc}$ $111:2^{15}/\text{fpsc}$

Multi-function Interrupts

Within the device there is several Multi-function interrupt. Unlike the other independent interrupts, this interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the ADC Interrupt, Data EEPROM Interrupt, PTM Interrupt, STM Interrupt and UART Interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flag, MFnF is set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is

^{00:} f_{sys} 01: f_{sys}/4

serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flag will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.

SIM Interrupt

The Serial Interface Module Interrupt, also known as the SIM Interrupt. A SIM Interrupt repuest will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface, an I²C address match, or an I²C time-out situation has occurred. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Serial Interface Interrupt flag, SIMF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

UART Interrupts

The UART Interrupts are contained within the Multi-function Interrupt. Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RXn/TXn pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URnE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the relevant Multi-function Interrupt vector will take place. When the Interrupt is serviced, the EMI bit will also be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the URnF flag will not be automatically cleared, it has to be cleared by the application program.

LVD Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the LVD Interrupt flag, LVF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

EEPROM Interrupt

The EEPROM Interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

TM Interrupts

The Standard and Periodic Type TMs each has two interrupts. All of the TM interrupts are contained within the Multi-function Interrupts. For all of theTM types there are two interrupt request flags PTMnP, PTMnAF, STMnPF and STMnAF and two enable bits PTMnPE, PTMnAE, STMnPE and STMnAE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flag will not be automatically cleared, they have to be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enter the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flag, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.




Configuration Options

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options
Oscillator Option	
1	HIRC frequency selection – f _{HIRC} : 2MHz, 4MHz or 8MHz

Note: When the HIRC has been configured at a frequency shown in this table, the HIRC1 and HIRC0 bits should also be setup to select the same frequency to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Arithmetic ADD A,[m] Add Data Memory to ACC			
		1	Z, C, AC, OV, SC
ADDM A,[m] Add ACC to Data Memory		1 ^{Note}	Z, C, AC, OV, SC
ADD A,x Add immediate data to ACC		1	Z, C, AC, OV, SC
ADC A,[m] Add Data Memory to ACC with Carry		1	Z, C, AC, OV, SC
ADCM A,[m] Add ACC to Data memory with Carry		1 ^{Note}	Z, C, AC, OV, SC
SUB A,x Subtract immediate data from the ACC		1	Z, C, AC, OV, SC, CZ
SUB A,[m] Subtract Data Memory from ACC		1	Z, C, AC, OV, SC, CZ
SUBM A,[m] Subtract Data Memory from ACC with rest	ult in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
SBC A,x Subtract immediate data from ACC with C	Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m] Subtract Data Memory from ACC with Car	rry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m] Subtract Data Memory from ACC with Car	rry, result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
DAA [m] Decimal adjust ACC for Addition with resu	It in Data Memory	1 ^{Note}	С
Logic Operation	·		
AND A,[m] Logical AND Data Memory to ACC		1	Z
OR A,[m] Logical OR Data Memory to ACC		1	Z
XOR A,[m] Logical XOR Data Memory to ACC		1	Z
ANDM A,[m] Logical AND ACC to Data Memory		1 ^{Note}	Z
ORM A,[m] Logical OR ACC to Data Memory		1 ^{Note}	Z
XORM A,[m] Logical XOR ACC to Data Memory		1 ^{Note}	Z
AND A,x Logical AND immediate Data to ACC		1	Z
OR A,x Logical OR immediate Data to ACC		1	Z
XOR A,x Logical XOR immediate Data to ACC		1	Z
CPL [m] Complement Data Memory		1 ^{Note}	Z
CPLA [m] Complement Data Memory with result in A	ACC	1	Z
Increment & Decrement	· · ·		
INCA [m] Increment Data Memory with result in ACC	C	1	Z
INC [m] Increment Data Memory		1 ^{Note}	Z
DECA [m] Decrement Data Memory with result in AC	C	1	Z
DEC [m] Decrement Data Memory		1 ^{Note}	Z
Rotate			
RRA [m] Rotate Data Memory right with result in AC	CC	1	None
RR [m] Rotate Data Memory right		1 ^{Note}	None
RRCA [m] Rotate Data Memory right through Carry v	with result in ACC	1	С
RRC [m] Rotate Data Memory right through Carry		1 ^{Note}	С
RLA [m] Rotate Data Memory left with result in AC	C	1	None
RL [m] Rotate Data Memory left		1 ^{Note}	None
RLCA [m] Rotate Data Memory left through Carry wi	ith result in ACC	1	С
RLC [m] Rotate Data Memory left through Carry		1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move		-	
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation	1		
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch Oper		1	1
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m]	Skip if Data Memory is not zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read C	peration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneou	IS		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADDM A,[m]	Add ACC to Data Memory	2 ^{Note}	Z, C, AC, OV, SC
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC
LADCM A,[m]	Add ACC to Data memory with Carry	2 ^{Note}	Z, C, AC, OV, SC
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 ^{Note}	С
Logic Operation			1
LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LANDM A,[m]	Logical AND ACC to Data Memory	2 ^{Note}	Z
LORM A,[m]	Logical OR ACC to Data Memory	2 ^{Note}	Z
LXORM A,[m]	Logical XOR ACC to Data Memory	2 ^{Note}	Z
LCPL [m]	Complement Data Memory	2 ^{Note}	Z
LCPLA [m]	Complement Data Memory with result in ACC	2	Z
Increment & D	ecrement		1
LINCA [m]	Increment Data Memory with result in ACC	2	Z
LINC [m]	Increment Data Memory	2 ^{Note}	Z
LDECA [m]	Decrement Data Memory with result in ACC	2	Z
LDEC [m]	Decrement Data Memory	2 ^{Note}	Z
Rotate			
LRRA [m]	Rotate Data Memory right with result in ACC	2	None
LRR [m]	Rotate Data Memory right	2 ^{Note}	None
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRRC [m]	Rotate Data Memory right through Carry	2 ^{Note}	С
LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRL [m]	Rotate Data Memory left	2 ^{Note}	None
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С
LRLC [m]	Rotate Data Memory left through Carry	2 ^{Note}	С
Data Move			
LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A	Move ACC to Data Memory	2 ^{Note}	None
Bit Operation			
LCLR [m].i	Clear bit of Data Memory	2 ^{Note}	None
LSET [m].i	Set bit of Data Memory	2 ^{Note}	None



Mnemonic	Description	Cycles	Flag Affected
Branch			
LSZ [m]	Skip if Data Memory is zero	2 ^{Note}	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 ^{Note}	None
LSNZ [m]	Skip if Data Memory is not zero	2 ^{Note}	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 ^{Note}	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 ^{Note}	None
LSIZ [m]	Skip if increment Data Memory is zero	2 ^{Note}	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 ^{Note}	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 ^{Note}	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 ^{Note}	None
Table Read			
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
Miscellaneous	5		
LCLR [m]	Clear Data Memory	2 ^{Note}	None
LSET [m]	Set Data Memory	2 ^{Note}	None
LSWAP [m]	Swap nibbles of Data Memory	2 ^{Note}	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.

Instruction Definition

HOLTEK

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added.
Description	The contents of the spectred Data Memory, Accumulator and the carry hag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C, SC
ADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
AND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
AND A,x	Logical AND immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" x$
Affected flag(s)	Z
ANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z

|--|

Description Unconditionally calls a suboutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed out to the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction. Operation Stack \leftarrow Program Counter + 1 Program Counter \leftarrow addr Affected flag(s) None CLR [m] Clear Data Memory Description Each bit of the specified Data Memory is cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) None CLR [m] Clear bit of Data Memory Description Baki to if the specified Data Memory is cleared to 0. Operation [m] $\leftarrow = 0$ Affected flag(s) None CLR [m] Clear which dog Timer Description The TO, PDF flags and the WDT are all cleared. Operation [m] $\leftarrow = 0$ Affected flag(s) TO, PDF CPL [m] Complement Data Memory Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. Operation [m] $\leftarrow [m]$	CALL addr	Subroutine call
Program Counter \leftarrow addrAffected flag(s)NoneCLR [m]Clear Data MemoryDescriptionEach bit of the specified Data Memory is cleared to 0.Operation[m] \leftarrow 00HAffected flag(s)NoneCLR [m].IClear bit of Data MemoryDescriptionBit i of the specified Data Memory is cleared to 0.Operation[m] \leftarrow 0Affected flag(s)NoneCLR WDTClear Watchdog TimerDescriptionThe TO, PDF flags and the WDT are all cleared.OperationWDT clearedOperationTO, PDFCPL [m]Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)ZCPL [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Cod	Description	increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this
CLR [m]Clear Data Memory DescriptionDescriptionEach bit of the specified Data Memory is cleared to 0.Operation $[m] \leftarrow 00H$ Affected flag(s)NoneCLR [m].IClear bit of Data Memory DescriptionDescriptionBit i of the specified Data Memory is cleared to 0.Operation $[m] i - 0$ Affected flag(s)NoneCLR WDTClear Watchdog Timer DescriptionDescriptionThe TCO, PDF flags and the WDT are all cleared.OperationWDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDFCPL [m]Complement Data Memory DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDescriptionDecimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resating from the previous a	Operation	
DescriptionEach bit of the specified Data Memory is cleared to 0.Operation $[m] - 00H$ Affected flag(s)NoneCLR [m].IClear bit of Data MemoryDescriptionBit i of the specified Data Memory is cleared to 0.Operation $[m].i - 0$ Affected flag(s)NoneCLR WDTClear Watchdog TimerDescriptionThe TO, PDF flags and the WDT are all cleared.OperationWDT cleared TO -0 PDF -0 Affected flag(s)TO, PDFCPL [m]Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] - [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] - [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDescriptionDecimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble operation while added to the high nibble is greater than 9 or if AC flag is set, then a value of 6 wi	Affected flag(s)	None
Operation Affected flag(s) $[m] \leftarrow 00H$ NoneCLR [m],i DescriptionClear bit of Data Memory Bit i of the specified Data Memory is cleared to 0. OperationOperation Operation $[m] i \leftarrow 0$ Affected flag(s)NoneClear Watchdog Timer DescriptionDescriptionClear Watchdog Timer The TO, PDF flags and the WDT are all cleared. OperationOperation OperationWDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDFCPL [m] DescriptionComplement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. To complement). Bits which previously contained a 1 are changed to 0 and vice versa. To complement, Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory DescriptionOperation Affected flag(s)Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory DescriptionOperation Affected flag(s)ZDAA [m] DescriptionDecimal-Adjust ACC for addition with result in Data Memory convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble of remain sunchanged, 00H, 00H or 60H of 60H or 60H or multi from the previous addition of two BCD variables. If the low nibble of remain sunchanged. 10H of 60H of 60H or	CLR [m]	Clear Data Memory
Affected flag(s)None CLR [m].i Clear bit of Data MemoryDescriptionBit i of the specified Data Memory is cleared to 0.Operation[m].i \leftarrow 0Affected flag(s)None CLR WDT Clear Watchdog TimerDescriptionThe TO, PDF flags and the WDT are all cleared.OperationWDT cleared TO $\leftarrow -0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDF CPL [m] Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory vith result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.OperationACC $\leftarrow [m]$ Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble is greater than 9 or if AC flag	-	
CLR [m].iClear bit of Data MemoryDescriptionBit i of the specified Data Memory is cleared to 0.Operation[m].i $\leftarrow 0$ Affected flag(s)NoneCLR WDTClear Watchdog TimerDescriptionThe TO, PDF flags and the WDT are all cleared.OperationWDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDFCPL [m]Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data MemoryDescriptionEach bit of the specified Data Memory versal has muchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low mibble is greate	-	
DescriptionBit i of the specified Data Memory is cleared to 0.Operation $[m], i \leftarrow 0$ Affected flag(s)NoneCLR WDTClear Watchdog TimerDescriptionThe TO, PDF flags and the WDT are all cleared.OperationWDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDFCPL [m]Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble, Otherwise the low nibble of will be added to the low nibble. Otherwise the low nibble or mains unchanged. If the high nibble is g	Affected flag(s)	None
Operation $[m]i \leftarrow 0$ Affected flag(s)None CLR WDT Clear Watchdog TimerDescriptionThe TO, PDF flags and the WDT are all cleared.OperationWDT cleared $TO \leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDF CPL [m] Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] - [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] - [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data MemoryOperationACC $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble representer than 9 or if AC Tag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble. Essentially, the docimal addition.Operation $[m] -$	CLR [m].i	Clear bit of Data Memory
Affected flag(s)None CLR WDT Clear Watchdog TimerDescriptionThe TO, PDF flags and the WDT are all cleared.OperationWDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDF CPL [m] Complement Data Memory Each bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data Memory DescriptionDescriptionDecimal-Adjust ACC for addition with result in Data Memory or if AC flag is set, then a value of 6 will be added to the high nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the high nibble. Sentially, the decimal conversion is performed by adding 00H, 06H, 06H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this ins	Description	Bit i of the specified Data Memory is cleared to 0.
CLR WDTClear Watchdog TimerDescriptionThe TO, PDF flags and the WDT are all cleared.OperationWDT cleared $TO \leftarrow 0$ PDF -0 Affected flag(s)TO, PDFCPL [m]Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation[m] $\leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble is off will be added to the low nibble is performed by adding 00H, 06H, 06H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100,	Operation	$[m]$.i $\leftarrow 0$
DescriptionThe TO, PDF fags and the WDT are all cleared. TO $\leftarrow 0$ PDF $\leftarrow 0$ OperationWDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDF CPL [m] Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory Convert the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Then a value of 6 main unchanged. If the high nibble. Essentially, the decimal conversion is performed by adding 00H, 60H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this ins	Affected flag(s)	None
DescriptionThe TO, PDF fags and the WDT are all cleared. TO $\leftarrow 0$ PDF $\leftarrow 0$ OperationWDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDF CPL [m] Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory Convert the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Then a value of 6 main unchanged. If the high nibble. Essentially, the decimal conversion is performed by adding 00H, 60H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this ins	CLR WDT	Clear Watchdog Timer
TO $\leftarrow 0$ PDF $\leftarrow 0$ Affected flag(s)TO, PDF CPL [m] Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complementel result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble remains unchanged. If the high nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble (otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation[m] $\leftarrow ACC + 00H$ or [m] $\leftarrow ACC + 66H$	Description	-
PDF $\leftarrow 0$ Affected flag(s)TO, PDF CPL [m] Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACC DescriptionDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble or if AC flag is set, then a value of 6 will be added to the ling nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.OperationIm $\leftarrow ACC + 00H$ or Im $\leftarrow ACC + 60H$	Operation	WDT cleared
Affected flag(s)TO, PDFCPL [m]Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)ZCPLA [m]Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 06H of GH depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.OperationIm $\leftarrow ACC + 00H$ or Im $\leftarrow ACC + 60H$		
CPL [m] Complement Data MemoryDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H of 06H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation $[m] \leftarrow ACC + 00H$ or $[m] \leftarrow ACC + 66H$	Affected flag(s)	
DescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (I's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation[m] $\leftarrow ACC + 00H$ or [m] $\leftarrow ACC + 06H$ or [m] $\leftarrow ACC + 60H$ or		
previously contained a 1 are changed to 0 and vice versa.Operation $[m] \leftarrow [m]$ Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation $[m] \leftarrow ACC + 00H$ or $[m] \leftarrow ACC + 60H$ or		
Affected flag(s)Z CPLA [m] Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC \leftarrow [m]Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.OperationIm] \leftarrow ACC + 60H or Im] \leftarrow ACC + 60H or Im] \leftarrow ACC + 66H	Description	
CPLA [m]Complement Data Memory with result in ACCDescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC \leftarrow [m]Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation[m] \leftarrow ACC + 06H or [m] \leftarrow ACC + 66H	-	
DescriptionEach bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.OperationACC $\leftarrow [m]$ Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation[m] $\leftarrow ACC + 00H$ or [m] $\leftarrow ACC + 60H$ or [m] $\leftarrow ACC + 66H$	Affected flag(s)	Z
previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.Operation $ACC \leftarrow [m]$ Affected flag(s)ZDAA [m]Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation $[m] \leftarrow ACC + 00H$ or $[m] \leftarrow ACC + 66H$ or $[m] \leftarrow ACC + 66H$		
Affected flag(s)Z DAA [m] Decimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation[m] \leftarrow ACC + 00H or [m] \leftarrow ACC + 06H or [m] \leftarrow ACC + 66H	CPLA [m]	Complement Data Memory with result in ACC
DAA [m] Decimal-Adjust ACC for addition with result in Data MemoryDescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation $[m] \leftarrow ACC + 00H$ or $[m] \leftarrow ACC + 06H$ or $[m] \leftarrow ACC + 66H$	Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
DescriptionConvert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.Operation $[m] \leftarrow ACC + 00H$ or $[m] \leftarrow ACC + 60H$ or $[m] \leftarrow ACC + 66H$	Description Operation	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$
resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition. $[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 66H \text{ or}$ $[m] \leftarrow ACC + 66H$	Description Operation	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$
$[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$	Description Operation Affected flag(s)	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ Z
Affected flag(s) C	Description Operation Affected flag(s) DAA [m]	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than
	Description Operation Affected flag(s) DAA [m] Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition. [m] $\leftarrow ACC + 00H$ or [m] $\leftarrow ACC + 06H$ or



DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the
I.	Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of
X	the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ PDF $\leftarrow 1$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Is man and it is not be
Description	Jump unconditionally The contents of the Program Counter are replaced with the specified address. Program
Description	execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter \leftarrow addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	ACC \leftarrow [m]
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	[m] ← ACC
Affected flag(s)	None



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR
-	operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the
Decemption	EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter \leftarrow Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None



RLA [m] Description	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} ACC.(i+1) \leftarrow [m].i; (i=0\sim6) \\ ACC.0 \leftarrow [m].7 \end{array}$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	C

RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); \ (i=0\sim6) \\ \text{ACC.7} \leftarrow \text{C} \\ \text{C} \leftarrow [m].0 \end{array}$
Affected flag(s)	C
SBC A,[m] Description	Subtract Data Memory from ACC with Carry The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation Affected flag(s)	ACC \leftarrow ACC $-$ [m] $-\overline{C}$ OV, Z, AC, C, SC, CZ
SBC A, x	Subtract immediate data from ACC with Carry
Description	The immediate data and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] - 1$ Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None



SET [m] Description Operation Affected flag(s)	Set Data Memory Each bit of the specified Data Memory is set to 1. [m] ← FFH None
SET [m].i Description Operation Affected flag(s)	Set bit of Data Memory Bit i of the specified Data Memory is set to 1. [m].i ← 1 None
SIZ [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation Affected flag(s)	Skip if [m]≠ 0 None
SUB A,[m] Description	Subtract Data Memory from ACC The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation Affected flag(s)	$ACC \leftarrow ACC - [m]$ OV, Z, AC, C, SC, CZ

SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if [m]=0
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



	Pool table (marific page) to TPL H and Data Mamory
TABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
ITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	TBLH ← program code (high byte)
Affected flag(s)	None
ITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	$[m] \leftarrow \text{program code (low byte)}$
	TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Ζ
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LAND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LCLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
LCLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m].i \leftarrow 0$
Affected flag(s)	None



LCPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
LCPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow \overline{[m]}$
Affected flag(s)	Z
LDAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
LDEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
LDECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
LINC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
LINCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z



LMOV A,[m] Description Operation Affected flag(s)	Move Data Memory to ACC The contents of the specified Data Memory are copied to the Accumulator. ACC \leftarrow [m] None
LMOV [m],A Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None
LOR A,[m] Description Operation Affected flag(s)	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator. ACC ← ACC "OR" [m] Z
LORM A,[m] Description Operation Affected flag(s)	Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory. [m] ← ACC "OR" [m] Z
LRL [m] Description Operation Affected flag(s)	Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$ None
LRLA [m] Description Operation Affected flag(s)	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow [m].7 None
LRLC [m] Description Operation Affected flag(s)	Rotate Data Memory left through Carry The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0-6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$ C
LRLCA [m] Description Operation Affected flag(s)	Rotate Data Memory left through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7 C



LRR [m] Description Operation	Rotate Data Memory right The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow [m].0
Affected flag(s)	None
LRRA [m] Description	Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0
Description	rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
LRRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0$
Affected flag(s)	C
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1); (i=0~6)$ $ACC.7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
LSBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ

LSDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] - 1$ Skip if [m]=0
Affected flag(s)	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
LSET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
LSET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m].i \leftarrow 1$
Affected flag(s)	None
LSIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if [m]=0
Affected flag(s)	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
LSNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None



LSNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
LSUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0
Affected flag(s)	None
LSZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
LSZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None



LSZ [m].i Description	Skip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
LTABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
LITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	$TBLH \leftarrow program code (high byte)$
Affected flag(s)	None
LITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
Affected flag(s)	TBLH ← program code (high byte) None
LXOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
LXORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z

Package Information

HOLTEK


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



48-pin LQFP-EP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
A	0.354 BSC			
В	0.276 BSC			
С	0.354 BSC			
D	0.276 BSC			
E	0.020 BSC			
D2	0.170	—	0.211	
E2	0.170	—	0.211	
F	0.007	0.009	0.011	
G	0.053	0.055	0.057	
Н	—	—	0.063	
I	0.002	—	0.006	
J	0.018	0.024	0.030	
K	0.004	_	0.008	
α	0°	—	7°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	9.00 BSC		
В	7.00 BSC		
С	9.00 BSC		
D	7.00 BSC		
E	0.50 BSC		
D2	4.31	_	5.36
E2	4.31	—	5.36
F	0.17	0.22	0.27
G	1.35	1.40	1.45
Н	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°		7°

Copyright[©] 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.

HOLTER