HT24LC02A

## Features

- Operating voltage $1.8 \mathrm{~V} \sim 5.5 \mathrm{~V}$ for temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Low power consumption
- Operation: 5mA max.
- Standby: $2 \mu$ A max.
- Internal organization: $256 \times 8$
- 2-wire serial interface
- Write cycle time: 5 ms max.
- Automatic erase-before-write operation
- Partial page write allowed
- 8-byte Page write modes
- Write operation with built-in timer
- Hardware controlled write protection
- 40-year data retention
- $10^{6}$ erase/write cycles per word
- Package Types: 8SOP and SOT23-5


## General Description

The HT24LC02A is a 2 K -bit serial read/write nonvolatile memory device using the CMOS floating gate process. Its 2048 bits of memory are organized into 256 words and each word is 8 bits. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The HT24LC02A is guaranteed for 1 M erase/write cycles and 40-year data retention.

## Block Diagram



Pin Assignment


HT24LC02A
SOT23-5-A

## Selection Table

| Part No. | Capacity | $V_{\text {DD }}$ | Clock Rate (kHz) | Write Speed @2.4V(ms) | Operating Current @ $0.0 \mathrm{~V}(\mathrm{~mA})$ | Standby Current @5.0V $(\mu \mathrm{A})$ | Package | Marking |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HT24LC02A | $256 \times 8$ | $1.8 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 400 | 5 | 5 | 2 | SOT23-5 | 2402A |
|  |  |  |  |  |  |  | 8SOP | HT24LC02A |

## Pin Description

| Pin Name | I/O | Description |
| :--- | :---: | :--- |
| SDA | I/O | Serial data input/output |
| SCL | I | Serial clock data input |
| WP | I | Write protect |
| VSS | - | Negative power supply, ground |
| VCC | - | Positive power supply |

## Absolute Maximum Ratings

Supply Voltage $\qquad$ $\mathrm{V}_{\text {ss }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\text {ss }}+6.0 \mathrm{~V}$

Storage Temperature $\qquad$ $-50^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

Input Voltage $\qquad$ $\mathrm{V}_{\text {ss }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$

Operating Temperature $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## D.C. Characteristics

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{cc}}$ | Conditions |  |  |  |  |
| Vcc | Operating Voltage | - | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.8 | - | 5.5 | V |
| Icc1 | Operating Current | 5 V | Read at 400 kHz | - | - | 2 | mA |
| Icc2 | Operating Current | 5 V | Write at 400kHz | - | - | 5 | mA |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | - | - | -0.45 | - | $0.3 \mathrm{~V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input High Voltage | - | - | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |
| Vol | Output Low Voltage | 2.4 V | $\mathrm{loL}=2.1 \mathrm{~mA}$ | - | - | 0.4 | V |
|  |  | 1.8 V | $\mathrm{loL}=0.7 \mathrm{~mA}$ | - | - | 0.2 | V |
| LII | Input Leakage Current | 5 V | $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{cc}}$ | - | - | 1 | $\mu \mathrm{A}$ |
| LLo | Output Leakage Current | 5 V | $\mathrm{V}_{\text {out }}=0$ or $\mathrm{V}_{\text {cc }}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Istb | Standby Current | 5 V | $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{cc}}$ | - | - | 2 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \text { SDA, SCL=VCC } \\ & \text { WP=VSS } \end{aligned}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  |  | 1.8 V | $\mathrm{V}_{1 \mathrm{~N}}=0$ or $\mathrm{V}_{\mathrm{cc}}$ | - | - | 2 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \text { SDA, SCL=VCC } \\ & \text { WP=VSS } \end{aligned}$ | - | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (See Note) | - | $\mathrm{f}=1 \mathrm{MHz}, 25^{\circ} \mathrm{C}$ | - | - | 6 | pF |
| Cout | Output Capacitance (See Note) | - | $\mathrm{f}=1 \mathrm{MHz}, 25^{\circ} \mathrm{C}$ | - | - | 8 | pF |

Note: These parameters are periodically sampled but not $100 \%$ tested.

HT24LC02A

## A.C. Characteristics

$\mathrm{Ta}=-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Remark | $\mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V} \sim 5.0 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V} \sim 5.0 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| fsk | Clock Frequency | - | - | 400 | - | 1000 | kHz |
| thigh | Clock High Time | - | 600 | - | 400 | - | ns |
| tıow | Clock Low Time | - | 1200 | - | 600 | - | ns |
| $\mathrm{t}_{\text {r }}$ | SDA and SCL Rise Time | Note | - | 300 | - | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | SDA and SCL Fall Time | Note | - | 300 | - | 300 | ns |
| thd:Sta | START Condition Hold Time | After this period the first clock pulse is generated | 600 | - | 250 | - | ns |
| tsu:sta | START Condition Setup Time | Only relevant for repeated START condition | 600 | - | 250 | - | ns |
| thd:dat | Data Input Hold Time | - | 0 | - | 0 | - | ns |
| tsu:DAT | Data Input Setup Time | - | 150 | - | 100 | - | ns |
| tsu:sto | STOP Condition Setup Time | - | 600 | - | 250 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Output Valid from Clock | - | - | 900 | - | 600 | ns |
| tbuF | Bus Free Time | Time in which the bus must be free before a new transmission can start | 1200 | - | 500 | - | ns |
| tsp | Input Filter Time Constant (SDA and SCL Pins) | Noise suppression time | - | 50 | - | 50 | ns |
| twr | Write Cycle Time | - | - | 5 | - | 5 | ms |
| Endurance | $25^{\circ} \mathrm{C}$, Page Mode | 5.0 V | 1,000,000 |  |  |  | Write Cycles |

Note: These parameters are periodically sampled but not $100 \%$ tested.
For relative timing, refer to timing diagrams.

## Functional Description

## Pin Function

- Serial clock - SCL

The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.

- Serial data - SDA

The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.

- Write protect - WP

The HT24LC02A has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to VSS or left floating. When the write protect pin is connected to VCC, the write protection feature is enabled and operates as shown in the following table.

| WP Pin Status | Protect Array |
| :--- | :--- |
| V $_{\mathrm{cc}}$ | Full Array (2K) |
| V $_{\mathrm{ss}}$ or floating | Normal Read/Write Operations |

## Memory Organization

- HT24LC02A, 2K Serial EEPROM

Internally organized with 2568 -bit words, the 2 K requires an 8 -bit data word address for random word addressing.

## Device Operations

- Clock and data transition

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.

- Start condition

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram).

- Stop condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).

- Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.


## Device Addressing

The 2 K EEPROM devices all require an 8 -bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to the diagram showing the Device Address). This is common to all the EEPROM device.

The 8th bit of device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the comparison of the device address succeed the EEPROM will output a zero at ACK bit. If not, the chip will return to a standby state.


## Write Operations

- Byte write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8 -bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write is completed (refer to Byte write timing).

- Page write

The 2 K EEPROM is capable of an 8 -byte page write. A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges the receipt of the first data word, the microcontroller can transmit up to seven more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition.
The data word address lower three ( 2 K ) bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location (refer to Page write timing).

- Acknowledge polling

To maximise bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.


- Write protect

The HT24LC02A has a write-protect function and programming will then be inhibited when the WP pin is connected to VCC. Under this mode, the HT24LC02A is used as a serial ROM.

- Read operations

The HT24LC02A supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to "1".

- Current address read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read from the last byte of the last memory page to the first byte of the first page. The address roll over during write from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond a No ACK (High) signal and following stop condition (refer to Current read timing).

- Random read

A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition. (refer to Random read timing).

- Sequential read

Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a "no ACK" signal (high) followed by a stop condition.


Page Write Timing


Random Read Timing


## Timing Diagrams



Note: The write cycle time $t_{\text {wr }}$ is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.

## Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the Holtek website for the latest version of the package information.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information


## 8-pin SOP (150mil) Outline Dimensions



| Symbol | Dimensions in inch |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | 0.236 BSC | - |
| B | - | 0.154 BSC | - |
| C | 0.012 | - | 0.020 |
| $\mathrm{C}^{\prime}$ | - | 0.193 BSC | - |
| D | - | - | 0.069 |
| E | - | 0.050 BSC | - |
| F | 0.004 | - | 0.010 |
| H | 0.016 | - | 0.050 |
| $\alpha$ | 0.004 | - | 0.010 |
| $0^{\circ}$ | - | $8^{\circ}$ |  |


| Symbol | Dimensions in mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | 6.00 BSC | - |
| B | - | 3.90 BSC | - |
| C | 0.31 | - | 0.51 |
| $\mathrm{C}^{\prime}$ | - | 4.90 BSC | - |
| D | - | - | 1.75 |
| E | - | 1.27 BSC | - |
| F | 0.10 | - | 0.25 |
| H | 0.40 | - | 1.27 |
| $\alpha$ | 0.10 | - | 0.25 |

## 5-pin SOT23-5 Outline Dimensions



| Symbol | Dimensions in inch |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 0.057 |
| A1 | - | - | 0.006 |
| A2 | 0.035 | 0.045 | 0.051 |
| b | 0.012 | - | 0.020 |
| C | 0.003 | - | 0.009 |
| D | - | 0.114 BSC | - |
| E | - | 0.063 BSC | - |
| e | - | 0.037 BSC | - |
| e 1 | - | 0.075 BSC | - |
| H | - | 0.110 BSC | - |
| L 1 | $0^{\circ}$ | 0.024 BSC | - |
| $\theta$ | - | $8^{\circ}$ |  |


| Symbol | Dimensions in mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 1.45 |
| A1 | - | - | 0.15 |
| A2 | 0.90 | 1.15 | 1.30 |
| b | 0.30 | - | 0.50 |
| C | 0.08 | - | 0.22 |
| D | - | 2.90 BSC | - |
| E | - | 1.60 BSC | - |
| e | - | 0.95 BSC | - |
| H | - | 1.90 BSC | - |
| L 1 | - | 2.80 BSC | - |
| $\theta$ | $0^{\circ}$ | 0.60 BSC | - |

## Copyright 2014 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

