

# 20-Key Touch A/D Flash MCU

# BS86D20CA

Revision: V1.00 Date: April 07, 2021

www.holtek.com



# **Table of Contents**

Features	7
CPU Features	
Peripheral Features	7
General Description	8
Block Diagram	9
Pin Assignment	9
Pin Descriptions	10
Absolute Maximum Ratings	13
D.C. Electrical Characteristics	
Operating Voltage Characteristics	
Operating Current Characteristics	14
Standby Current Characteristics	15
A.C. Characteristics	15
High Speed Internal Oscillator – HIRC – Frequency Accuracy	15
Internal Low Speed Oscillator Characteristics – LIRC	16
External Low Speed Crystal Oscillator Characteristics – LXT	16
Operating Frequency Characteristic Curves	17
System Start Up Time Characteristics	17
Input/Output Characteristics	18
Memory Characteristics	19
LVR/LVD Electrical Characteristics	20
A/D Converter Electrical Characteristics	20
Internal Reference Voltage Electrical Characteristics	21
Power-on Reset Characteristics	
System Architecture	22
Clocking and Pipelining	
Program Counter	23
Stack	24
Arithmetic and Logic Unit – ALU	24
Flash Program Memory	25
Structure	25
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	
In Application Programming – IAP	
Data Memory	
Structure	43

2



Data Memory Addressing	44
General Purpose Data Memory	44
Special Purpose Data Memory	44
Special Function Register Description	46
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	
Accumulator – ACC	
Program Counter Low Register – PCL	48
Look-up Table Registers – TBLP, TBHP, TBLH	48
Status Register – STATUS	48
Option Memory Mapping Register – ORMC	49
EEPROM Data Memory	50
EEPROM Data Memory Structure	
EEPROM Registers	
Read Operation from the EEPROM	
Page Erase Operation to the EEPROM	
Write Operation to the EEPROM	54
Write Protection	55
EEPROM Interrupt	55
Programming Considerations	56
Oscillators	59
Oscillator Overview	
System Clock Configurations	59
Internal High Speed RC Oscillator – HIRC	
Internal 32kHz Oscillator – LIRC	60
External 32.768 kHz Crystal Oscillator – LXT	60
Operating Modes and System Clocks	62
System Clocks	
System Operation Modes	
Control Registers	
Operating Mode Switching	
Standby Current Considerations	69
Wake-up	69
Watchdog Timer	70
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	
Reset and Initialisation	
Reset Initial Conditions	
Input/Output Ports	
Pull-high Resistors	
Port A Wake-up	81



I/O Port Co	ntrol Registers	82
I/O Port Sou	urce Current Selection	82
I/O Port Sin	k Current Selection	83
Pin-shared	Function	85
I/O Pin Stru	ictures	90
Programmir	ng Considerations	91
Timer Modu	les – TM	91
Introduction	1	91
TM Operation	on	92
TM Clock S	Source	92
TM Interrup	ots	92
TM Externa	ıl Pins	92
Programmir	ng Considerations	93
Compact Tv	pe TM - CTM	94
	ype TM Operation	
Compact Ty	ype TM Register Description	95
Compact Ty	ype TM Operating Modes	98
Periodic Tvn	oe TM – PTM	104
	pe TM Operation	
	pe TM Register Description	
	pe TM Operation Modes	
Analog to Di	igital Converter	116
•	rter Overview	
	rter Register Description	
	rter Reference Voltage	
	rter Input Signals	
	rsion Operation	
	Rate and Timing Diagram	
	of A/D Conversion Steps	
•	ng Considerations	
A/D Transfe	er Function	124
A/D Prograi	mming Examples	125
	Function	
•	Structure	
-	Register Definition	
-	Operation	
-	Interrupt	
-	ng Considerations	
· ·	ace Module – SIM	
	e	
	acernal Pins	
O/ II \ I \ L \ I C I	I III	



UART Single Wire Mode	158
UART Data Transfer Scheme	158
UART Status and Control Registers	159
Baud Rate Generator	166
UART Setup and Control	167
UART Transmitter	168
UART Receiver	170
Managing Receiver Errors	171
UART Interrupt Structure	172
UART Power Down and Wake-up	173
Low Voltage Detector – LVD	174
LVD Register	174
LVD Operation	175
Interrupts	175
Interrupt Registers	
Interrupt Operation	179
External Interrupt	180
Touch Key Interrupt	181
Time Base Interrupts	181
Serial Interface Module Interrupt	182
EEPROM Interrupt	183
UART Interrupt	183
LVD Interrupt	183
A/D Converter Interrupt	183
Multi-function Interrupt	183
TM Interrupts	184
Interrupt Wake-up Function	184
Programming Considerations	184
Configuration Options	185
Application Circuits	186
Instruction Set	187
Introduction	187
Instruction Timing	187
Moving and Transferring Data	187
Arithmetic Operations	187
Logical and Rotate Operation	188
Branches and Control Transfer	188
Bit Operations	188
Table Read Operations	188
Other Operations	188
Instruction Set Summary	189
Table Conventions	
Extended Instruction Set	191



Instruction Definition	
Extended Instruction Definition	202
Package Information	209
24-pin SSOP (150mil) Outline Dimensions	210
28-pin SOP (300mil) Outline Dimensions	211
28-pin SSOP (150mil) Outline Dimensions	212



### **Features**

#### **CPU Features**

- · Operating Voltage
  - f<sub>SYS</sub>=8MHz: 1.8V~5.5V
  - $f_{SYS}=12MHz: 2.7V\sim5.5V$
  - ◆ f<sub>SYS</sub>=16MHz: 3.3V~5.5V
- Up to  $0.25\mu s$  instruction cycle with 16MHz system clock at  $V_{DD}=5V$
- · Power down and wake-up functions to reduce power consumption
- · Oscillator types
  - Internal High Speed 8/12/16MHz RC HIRC
  - Internal Low Speed 32kHz RC LIRC
  - External Low Speed 32.768kHz Crystal LXT
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- · Bit manipulation instruction

## **Peripheral Features**

- Flash Program Memory: 8K×16
- Data Memory: 768×8
- True EEPROM Memory: 512×8
- 20 touch key functions fully integrated without requiring external components
- Watchdog Timer function
- In Application Programming IAP
- Up to 26 bidirectional I/O lines
- Programmable I/O port source current and sink current for LED driving applications
- Single external interrupt line shared with I/O pin
- Three Timer Modules for time measurement, compare match output, PWM output or single pulse output function
- Dual Time-Base functions for generation of fixed time interrupt signals
- 8 external channel 12-bit resolution A/D converter with internal reference voltage V<sub>R</sub>
- Serial Interface Module SIM includes SPI and I<sup>2</sup>C interfaces
- Fully-duplex / Half-duplex Universal Asynchronous Receiver and Transmitter Interface UART
- · Low voltage reset function
- · Low voltage detect function
- Package types: 24-pin SSOP, 28-pin SOP/SSOP



# **General Description**

The device is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller with fully integrated Touch Key functions. With all touch key functions provided internally, completely eliminating the need for external components, the device has all the features to offer designers a reliable and easy means of implementing touch keys within their products applications.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog feature includes a multi-channel 12-bit A/D converter. With regard to internal timers, the device includes multiple and extremely flexible Timer Modules providing functions for timing, pulse generation and PWM output operations. Communication with the outside world is catered for by including fully integrated SPI, UART or I<sup>2</sup>C interface functions, three popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

The device also includes external low, internal high and low speed oscillators which can be flexibly used for different applications. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


This device contains programmable I/O port source current and sink current function which is used to implement LED driving function. The inclusion of flexible I/O programming features, Time Base functions and many other features further enhance device functionality and flexibility.

The touch key device will find excellent use in a huge range of modern Touch Key product applications such as home appliance, health care product, industrial control, consumer products, subsystem controllers to name but a few.


Rev. 1.00 8 April 07, 2021



# **Block Diagram**



# **Pin Assignment**







Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.

- 2. The OCDSDA and OCDSCK pins are used as the OCDS dedicated pins and only available for the BS86DV20CA device which is the OCDS EV chip of the BS86D20CA.
- 3. For less pin-count package types there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

# **Pin Descriptions**

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	ОРТ	I/T	O/T	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/SDO/PTCK0/	SDO	PAS0	_	CMOS	SIM SPI data output
ICPDA/OCDSDA	PTCK0	PAS0 IFS1	ST	_	PTM0 clock input
	ICPDA	_	ST	CMOS	ICP data/address pin
	OCDSDA	_	ST	CMOS	OCDS data/address pin, for EV chip only
PA1/SDI/SDA/TX/KEY20	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SDI	PAS0 IFS0	ST	_	SIM SPI data input
	SDA	PAS0 IFS0	ST	NMOS	SIM I <sup>2</sup> C data line
	TX	PAS0	_	CMOS	UART serial data output
	KEY20	PAS0	AN	_	Touch key input

Rev. 1.00 10 April 07, 2021



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/SCS/ICPCK/ OCDSCK	SCS	PAS0 IFS0	ST	CMOS	SIM SPI slave select
	ICPCK	_	ST	_	ICP clock pin
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SDI	PAS0 IFS0	ST	_	SIM SPI data input
PA3/SDI/SDA/RX/TX/ VREFI	SDA	PAS0 IFS0	ST	NMOS	SIM I <sup>2</sup> C data line
	RX/TX	PAS0 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input/output in single wire mode communication
	VREFI	PAS0	AN	_	A/D Converter PGA input
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT	PAS1	ST	_	External Interrupt
	CTCK	PAS1	ST	_	CTM clock input
PA4/INT/CTCK/SCK/ SCL/RX/TX/KEY19	SCK	PAS1 IFS0	ST	CMOS	SIM SPI serial clock
	SCL	PAS1 IFS0	ST	NMOS	SIM I <sup>2</sup> C clock line
	RX/TX	PAS1 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input/output in single wire mode communication
	KEY19	PAS1	AN	_	Touch key input
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/SCK/SCL/TX	SCK	PAS1 IFS0	ST	CMOS	SIM SPI serial clock
	SCL	PAS1 IFS0	ST	NMOS	SIM I <sup>2</sup> C clock line
	TX	PAS1	_	CMOS	UART serial data output
PB0/KEY1~PB3/KEY4	PB0~PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	KEY1~KEY4	PBS0	AN	_	Touch key input
PB4/KEY5	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	KEY5	PBS1	AN	_	Touch key input
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PB5/PTCK1/KEY6	PTCK1	PBS1	ST	-	PTM1 clock input
	KEY6	PBS1	AN		Touch key input
DDG/DTD4/VCV7	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PB6/PTP1/KEY7	PTP1	PBS1	_	CMOS	PTM1 output
	KEY7	PBS1	AN		Touch key input



Pin Name	Function	ОРТ	I/T	O/T	Description
	PB7	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB7/KEY8	KEY8	PBS1	AN		Touch key input
		PCPU	ST	CMOS	, ,
	PC0	PCS0		CIVIOS	General purpose I/O. Register enabled pull-up
PC0/KEY11/AN0/VREF	KEY11	PCS0	AN	_	Touch key input
	AN0	PCS0	AN	_	A/D Converter external input channel
	VREF	PCS0	AN	_	A/D Converter external reference voltage input
DO4/KEY40/ANI4	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PC1/KEY12/AN1	KEY12	PCS0	AN	_	Touch key input
	AN1	PCS0	AN	_	A/D Converter external input channel
	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PC2/PTCK0/KEY13/AN2	PTCK0	PCS0 IFS1	ST	_	PTM0 clock input
	KEY13	PCS0	AN		Touch key input
	AN2	PCS0	AN	_	A/D Converter external input channel
	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PC3/KEY14/AN3	KEY14	PCS0	AN	_	Touch key input
	AN3	PCS0	AN	_	A/D Converter external input channel
	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC4/SCS/KEY15/AN4	SCS	PCS1 IFS0	ST	CMOS	SIM SPI slave select
	KEY15	PCS1	AN	_	Touch key input
	AN4	PCS1	AN	_	A/D Converter external input channel
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC5/SDO/KEY16/AN5	SDO	PCS1	_	CMOS	SIM SPI data output
	KEY16	PCS1	AN	_	Touch key input
	AN5	PCS1	AN	_	A/D Converter external input channel
	PC6	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC6/PTP0/KEY17/AN6	PTP0	PCS1	_	CMOS	PTM0 output
	KEY17	PCS1	AN	_	Touch key input
	AN6	PCS1	AN	_	A/D Converter external input channel
	PC7	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC7/CTP/KEY18/AN7	CTP	PCS1	_	CMOS	CTM output
	KEY18	PCS1	AN	_	Touch key input
	AN7	PCS1	AN	_	A/D Converter external input channel
	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	PTP0B	PDS0	_	CMOS	PTM0 inverted output
PD0/PTP0B/RX/TX/XT1	RX/TX	PDS0 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input/output in single wire mode communication
	XT1	PDS0	LXT	<u> </u>	LXT oscillator pin
	711	1. 500			Extracolliator piri

Rev. 1.00 12 April 07, 2021



Pin Name	Function	ОРТ	I/T	O/T	Description
	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PD1/CTPB/TX/XT2	СТРВ	PDS0	_	CMOS	CTM inverted output
	TX	PDS0	_	CMOS	UART serial data output
	XT2	PDS0	_	LXT	LXT oscillator pin
	PD2	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PD2/PTP1B/KEY9	PTP1B	PDS0	_	CMOS	PTM1 inverted output
	KEY9	PDS0	AN	_	Touch key input
PD3/KEY10	PD3	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	KEY10	PDS0	AN	_	Touch key input
VDD	VDD	_	PWR	_	Positive power supply
VSS	VSS	_	PWR	_	Negative power supply, ground.

Legend: I/T: Input type; O/T: Output type;

OPT: Optional by register selection;

PWR: Power; ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output;

AN: Analog signal; LXT: Low frequency crystal oscillator.

# **Absolute Maximum Ratings**

Supply Voltage	V <sub>SS</sub> -0.3V to 6.0V
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Storage Temperature	-50°C to 125°C
Operating Temperature	-40°C to 85°C
I <sub>OH</sub> Total	-80mA
I <sub>OL</sub> Total	100mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# **D.C. Electrical Characteristics**

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, can all exert an influence on the measured values.

# **Operating Voltage Characteristics**

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Operating Voltage – HIRC		f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	1.8	_	5.5	
	Operating Voltage – HIRC	oltage – HIRC f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz		_	5.5	V
		f <sub>SYS</sub> =f <sub>HIRC</sub> =16MHz	3.3	_	5.5	
	Operating Voltage – LXT	f <sub>SYS</sub> =f <sub>LXT</sub> =32768Hz	1.8	_	5.5	V
	Operating Voltage – LIRC	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	1.8	_	5.5	V

# **Operating Current Characteristics**

Ta=-40°C~85°C

Cumbal	ol Operating Mode		Test Conditions	Min.	Time	May	Unit
Symbol	Operating wode	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	Max.	Ollit
		1.8V		-	10	20	
	SLOW Mode – LIRC	3V	f <sub>SYS</sub> =32kHz	_	12.5	25.0	μA
		5V		_	30	50	
SLOW Mode – LXT		1.8V		_	12.5	25.0	
	3V	f <sub>SYS</sub> =32768Hz	_	15	30	μA	
		5V		_	30	50	
I <sub>DD</sub>		1.8V		_	0.6	1.0	mA
IDD		3V	f <sub>SYS</sub> =8MHz	_	0.8	1.2	
		5V		_	1.6	2.4	
	FAST Made LUDC	2.7V		_	1.0	1.4	
	FAST Mode – HIRC	3V	f <sub>SYS</sub> =12MHz		1.2	1.8	mA
		5V		_	2.4	3.6	
		3.3V	£ _40MIL	_	1.5	3.0	^
		5V	f <sub>sys</sub> =16MHz	_	2.5	5.0	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital input is setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.00 14 April 07, 2021



# **Standby Current Characteristics**

Ta=25°C, unless otherwise specified

Coursels al	Otamalla e Manda		Test Conditions	Min	T	Marr	Max.	I I mit
Symbol	Standby Mode	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	@85°C	Unit
		1.8V		_	1.5	3.0	9.2	
	SLEEP Mode	3V	WDT on	_	2.00	4.00	11.25	μA
			6.4	16.3				
		1.8V		_	2.4	4.0	8.1	
	IDLE0 Mode – LIRC	3V	f <sub>SUB</sub> on	_	3.00	5.00	9.75	μA
		5V		_	5.0	10.0	13.3	
	IDLE0 Mode – LXT	1.8V	f <sub>SUB</sub> on	_	2.4	4.0	9.2	
		3V		_	3.0	5.0	11.2	μA
I <sub>STB</sub>		5V		_	5.0	10.0	15.4	
		1.8V		_	288	400	480	
		3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =8MHz	_	360	500	600	μA
		5V		_	600	800	960	
	IDLE1 Mode – HIRC	2.7V		_	432	600	720	
	IDLE   Wode = HIRC	3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =12MHz	_	540	750	900	μA
		5V		_	800	1200	1440	
		3.3V	f <sub>suв</sub> on, f <sub>sys</sub> =16МНz	_	0.80	1.20	1.44	mA
		5V	ISUB OII, ISYS-TOWINZ	_	1.4	2.0	2.4	IIIA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital input is setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction executed thus stopping all instruction execution.

# A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

### High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Cumbal	Parameter	Tes	Min.	Tim	May	Unit	
Symbol	Parameter	V <sub>DD</sub>	Temp.	IVIIII.	Тур.	Max.	Unit
		3V/5V	25°C	-1%	8	+1%	
	30/30	-40°C~85°C	-2%	8	+2%		
	OMI Is We's a Triangle I HIDO Francisco	2 2V~5 5V	25°C	-3.5%	8	+3.5%	
_			-40°C~85°C	-5%	8	+5%	N 41 1-
f <sub>HIRC</sub>	8MHz Writer Trimmed HIRC Frequency	1.8V~5.5V	25°C	-8%	8	+8%	MHz
		1.60~5.50	-40°C~85°C	-13%	8	+13%	
		2.7V~5.5V	25°C	-2.5%	8	+2.5%	
			-40°C~85°C	-3%	8	+3%	

Rev. 1.00 15 April 07, 2021



Cumbal	Parameter	Tes	Min.	Tim	May	Unit	
Symbol	Parameter	V <sub>DD</sub>	Temp.	IVIIII.	Тур.	Max.	Unit
		3V/5V	25°C	-1%	12	+1%	
	12MHz Writer Trimmed HIRC Frequency	30/30	-40°C~85°C	-2%	12	+2%	MHz
121016		2.7V~5.5V	25°C	-2.5%	12	+2.5%	IVII IZ
f <sub>HIRC</sub>		2.7 V~5.5V	-40°C~85°C	-3%	12	+3%	
IHIRC		5V	25°C	-1%	16	+1%	
	16MHz Writer Trimmed HIRC Frequency	ον	-40°C~85°C	-2%	16	+2%	MHz
		3.3V~5.5V	25°C	-2.5%	16	+2.5%	IVITZ
	3		-40°C~85°C	-3%	16	+3%	

Note: 1. The 3V/5V values for  $V_{DD}$  are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

- 2. The row below the 3V/5V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 1.8V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.
- 3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within  $\pm 20\%$ .

# Internal Low Speed Oscillator Characteristics - LIRC

Cymphol	Donomoton		Min.	Turn	Max.	Unit	
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Temp.	IVIIII.	Тур.	wax.	Unit
		3V	25°C	-2%	32	+2%	
f <sub>LIRC</sub>	LIRC Frequency	2.2V~5.5V	-40°C~85°C	-7%	32	+7%	kHz
		1.8V~5.5V	-40°C~85°C	-10%	32	+10%	
t <sub>START</sub>	LIRC Start Up Time	_	25°C	_	_	100	μs

### External Low Speed Crystal Oscillator Characteristics – LXT

Ta=25°C, unless otherwise specified


Cumbal	Parameter	Т	Min.	Tun	Max.	Unit	
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	wax.	Unit
f <sub>LXT</sub>	LXT Frequency	1.8V~5.5V	_	_	32768	_	Hz
	LXT Start Up Time	3V	_	_	_	1000	ms
tstart	LAT Start up Time	5V	_	_	_	1000	ms
Duty Cycle	Duty Cycle	_	_	40	_	60	%
R <sub>NEG</sub>	Negative Resistance	1.8V	_	3×ESR	_	_	Ω

Note: C1, C2 and  $R_P$  are external components, C1=C2=10pF,  $R_P$ =10M $\Omega$ ,  $C_L$ =7pF, ESR=30k $\Omega$ .

Rev. 1.00 16 April 07, 2021



# **Operating Frequency Characteristic Curves**



# **System Start Up Time Characteristics**

Ta=-40°C~85°C

Cumbal	Dovemeter		Test Conditions	Min.	Tim	Max.	I Imia
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	wax.	Unit
	System Start-up Time Wake-up from condition where f <sub>sys</sub> is off	_	fsys=f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	16	_	t <sub>HIRC</sub>
		_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LXT</sub>	_	1024	_	$t_{LXT}$
	Wake up from condition where 1919 to on	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2 — 2 —	t <sub>LIRC</sub>	
t <sub>sst</sub>	System Start-up Time	_	f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	2	_	tн
	Wake-up from condition where f <sub>SYS</sub> is on	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LXT</sub> or f <sub>LIRC</sub>	_	2	_	t <sub>SUB</sub>
	System Speed Switch Time	_	$f_{\text{HIRC}}$ switches from off $\rightarrow$ on	_	16	_	t <sub>HIRC</sub>
	FAST to SLOW Mode or SLOW to FAST Mode	_	$f_{LXT}$ switches from off $\rightarrow$ on	_	1024	_	t <sub>LXT</sub>
	System Reset Delay Time Reset source from Power-on reset or LVR hardware reset	_	RR <sub>POR</sub> =5V/ms	14	4 16	18	ms
t <sub>RSTD</sub>	System Reset Delay Time LVRC/WDTC/RSTC software reset	_	_				
	System Reset Delay Time Reset source from WDT overflow	_	_	14	16	18	ms
t <sub>SRESET</sub>	Minimum Software Reset Width to Reset	_	_	45	90	120	μs

- Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.
  - 2. The time units, shown by the symbols  $t_{HIRC}$ ,  $t_{SYS}$  etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC} = 1/f_{HIRC}$ ,  $t_{SYS} = 1/f_{SYS}$  etc.
  - 3. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Rev. 1.00 17 April 07, 2021



# **Input/Output Characteristics**

Ta=25°C

Symbol	Davamatav		Test Conditions	Min	Turn	May	I Imia
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
VIL	Input Low Voltage for I/O Ports	5V	_	0	_	1.5	V
VIL	input Low voltage for 1/O Forts	_	_	0	_	0.2V <sub>DD</sub>	V
VIH	Input High Voltage for I/O Ports	5V	_	3.5	_	5.0	V
	1 3 3 1	_		0.8V <sub>DD</sub>	_	V <sub>DD</sub>	
		3V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=0, x=A, C or D	16	32	_	
	Sink Current for I/O Ports		V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=1, x=A, C or D	25	50	_	mA
I <sub>OL</sub>	(PA, PC and PD)	E) (	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=0, x=A, C or D	32	65	_	IIIA
		5V	V <sub>OL</sub> =0.1V <sub>DD</sub> , PxNS=1, x=A, C or D	50	100	_	
	Sink Current for I/O Ports	3V	Voi = 0.1Vpp	16	32	_	mA
	(PB)	5V	VOL-U. IVDD	32	65	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-0.7	-1.5	_	
		5V	SLEDCn[m+1, m]=00B (n=0 or 1; m=0, 2, 4 or 6)	-1.5	-2.9	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1, m]=01В	-1.3	-2.5	_	
	Source Current for I/O Ports	5V	(n=0 or 1, m=0, 2, 4 or 6)	-2.5	-5.1	_	
Іон	Source Current for I/O Ports	3V	V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-1.8	-3.6	_	mA
		5V	SLEDCn[m+1, m]=10B (n=0 or 1, m=0, 2, 4 or 6)	-3.6	-7.3	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-4	-8	_	
		5V	SLEDCn[m+1, m]=11B (n=0 or 1, m=0, 2, 4 or 6)	-8	-16	_	
		3V	LVPU=0	20	60	100	
R <sub>PH</sub>	Pull-high Resistance for I/O Ports (Note)	5V	PxPU=FFH	10	30	50	kΩ
		3V	LVPU=1	6.67	15.00	23.00	1144
		5V	PxPU=FFH	3.5	7.5	12.0	
t <sub>TCK</sub>	TM Clock Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t <sub>INT</sub>	External Interrupt Minimum Pulse Width	_		10	_	_	μs

Note: The  $R_{PH}$  internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the  $R_{PH}$  value.

Rev. 1.00 18 April 07, 2021



# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specify

Council al	Domeston.		Test Conditions	Min	T	Mari	I I mit
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	V <sub>DD</sub> for Read & Write	_	_	1.8	_	5.5	V
Flash Pi	ogram Memory						
	ROM Program Time	_	_	1.364	1.5	1.667	
$t_{\text{FWR}}$	IAP Write Time	_	FWERTS bit=0	_	2.2	2.7	ms
	IAP While Time	_	FWERTS bit=1	_	3.0	3.6	
	ROM Erase Time	_	_	2.273	2.5	2.778	
t <sub>FER</sub>	IAD Formation	_	FWERTS bit=0	_	3.2	3.9	ms
	IAP Erase Time	_	FWERTS bit=1	_	3.7	4.5	
E <sub>P</sub>	Cell Endurance	_	_	100K	_	_	E/W
t <sub>RETD</sub>	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year
t <sub>ACTV</sub>	ROM Activation Time – Wake-up from Power Down Mode	_	_	32	_	64	μs
Data EE	PROM Memory						
t <sub>EERD</sub>	Read Time	_	_	_	_	4	tsys
	Maita Time (Data Mada)	_	EWERTS bit=0	_	5.4	6.6	
	Write Time (Byte Mode)	_	EWERTS bit=1	_	6.7	8.1	
t <sub>EEWR</sub>	Maita Tima (Dama Mada)	_	EWERTS bit=0	_	2.2	2.7	ms
	Write Time (Page Mode)	_	EWERTS bit=1	_	3.0	3.6	
	:	_	EWERTS bit=0	_	3.2	3.9	Ms
t <sub>EEER</sub>	Erase Time	_	EWERTS bit=1	_	3.7	4.5	
E <sub>P</sub>	Cell Endurance	_	_	100K	_	_	E/W
t <sub>RETD</sub>	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Da	ta Memory						
V <sub>DR</sub>	RAM Data Retention Voltage	_	Device in SLEEP Mode	1.0	_	_	V

Note: 1. The ROM activation time  $t_{\text{ACTV}}$  should be added when calculating the total system start-up time of a wake-up from the power down mode.

<sup>2. &</sup>quot;E/W" means Erase/Write times.



# **LVR/LVD Electrical Characteristics**

Ta=25°C

Cumbal	Parameter		Test Conditions	Min	Tim	Max	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
		_	LVR enable, voltage select 1.7V	-5%	1.7	+5%	
		_	LVR enable, voltage select 1.9V	-5%	1.9	+5%	
V <sub>LVR</sub>	Low Voltage Reset Voltage	_	LVR enable, voltage select 2.55V	-3%	2.55	+3%	V
		_	LVR enable, voltage select 3.15V	-3%	3.15	+3%	
		_	LVR enable, voltage select 3.8V	-3%	3.8	+3%	
		_	LVD enable, voltage select 1.8V		1.8		
		_	LVD enable, voltage select 2.0V		2.0		
	Low Voltage Detection Voltage	_	LVD enable, voltage select 2.4V		2.4		V
		_	LVD enable, voltage select 2.7V	-5%	2.7	+5%	
V <sub>LVD</sub>	Low voltage Detection voltage	_	LVD enable, voltage select 3.0V	-5%	3.0	T370	
		_	LVD enable, voltage select 3.3V		3.3		
		_	LVD enable, voltage select 3.6V		3.6		
		_	LVD enable, voltage select 4.0V		4.0		
	Operating Current	3V	LVD enable, LVR enable,	_	_	10	
ILVRLVD	Operating Current	5V	V <sub>LVR</sub> =1.9V, V <sub>LVD</sub> =2.0V	_	10	15	μA
t <sub>LVDS</sub>	LVDO Stable Time	_	For LVR enable, LVD off $\rightarrow$ on	_	_	18	μs
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	_	120	240	480	μs
t <sub>LVD</sub>	Minimum Low Voltage Width to Interrupt	_	_	60	120	240	μs

# A/D Converter Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified

Comple of	Parameter		Test Conditions	Min.	T	Max.	11
Symbol	Farameter	V <sub>DD</sub>	Conditions	wiin.	Тур.		Unit
$V_{DD}$	Operating Voltage	_	_	1.8	_	5.5	V
V <sub>ADI</sub>	Input Voltage	_	_	0	_	V <sub>REF</sub>	V
$V_{REF}$	Reference Voltage	-	_	1.8	_	$V_{DD}$	V
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =2.0µs				
		2V	SAINS[3:0]=0000B,				
DNL	Differential Non-linearity	3V	SAVRS[1:0]=01B,	-3	_	+3	LSB
	•	5V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
		1.8V	SAINS[3:0]=0000B,				
		3V	SAVRS[1:0]=01B,				
		5V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10μs				

Rev. 1.00 20 April 07, 2021



Coursels al	Downwater		Test Conditions	Min.	T		11
Symbol	Parameter	V <sub>DD</sub>	Conditions	Wiin.	Тур.	Max.	Unit
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =2.0µs				
INL	Integral Non-linearity	2V 3V 5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-4	_	+4	LSB
		1.8V 3V 5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		1.8V	No load, t <sub>ADCK</sub> =2.0µs	_	280	400	
I <sub>ADC</sub>	Additional Current Consumption for A/D Converter Enable	3V	No load, t <sub>ADCK</sub> =0.5µs	_	450	600	μΑ
	Converter Enable	5V	No load, t <sub>ADCK</sub> =0.5µs	_	850	1000	
t <sub>ADCK</sub>	Clock Period		1.8V≤V <sub>DD</sub> <2.0V	2.0	_	10.0	μs
LADCK	Clock Fellod		2.0V≤V <sub>DD</sub> ≤5.5V	0.5	_	10.0	μδ
t <sub>ON2ST</sub>	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t <sub>ADC</sub>	Conversion Time (Including A/D Sample and Hold Time)	_	_	_	16	_	t <sub>ADCK</sub>
		2.2V	Na la ad DOMO 4	_	250	500	
I <sub>PGA</sub>	Additional Current for PGA Enable	3V	No load, PGAIS=1, PGAGS[1:0]=01B	_	300	600	μΑ
		5V	0,100[1.0] 012	_	400	700	
		2.2V		V <sub>SS</sub> +0.1		V <sub>DD</sub> -0.1	
Vor	PGA Maximum Output Voltage Range	3V	_	V <sub>SS</sub> +0.1	_	V <sub>DD</sub> -0.1	V
		5V		V <sub>SS</sub> +0.1		V <sub>DD</sub> -0.1	
		_	V <sub>DD</sub> =2.2V~5.5V V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-1%	2	+1%	V
$V_{VR}$	PGA Fix Voltage Output	_	V <sub>DD</sub> =3.2V~5.5V V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-1%	3	+1%	V
		_	V <sub>DD</sub> =4.2V~5.5V V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-1%	4	+1%	V
		3V	Gain=1, PGAIS=0	Vss+0.1	_	V <sub>DD</sub> -1.4	V
$V_{IR}$	PGA Input Voltage Range	5V	Relative gain Gain error <±5%	Vss+0.1	_	V <sub>DD</sub> -1.4	V

# **Internal Reference Voltage Electrical Characteristics**

Ta=-40°C~85°C, unless otherwise specified

Symbol	Parameter		Min.	T	Max.	Unit	
Symbol		<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	wax.	Unit
I <sub>BGREF</sub>	Additionnal Current Consumption for Bandgap Reference Voltage Enable	5.5V	_	_	25	35	μA
PSRR	Power Supply Rejection Ratio	_	Ta=25°C, V <sub>RIPPLE</sub> =1V <sub>P-P</sub> , f <sub>RIPPLE</sub> =100Hz	75	_	_	dB
En	Output Noise	_	Ta=25°C, no load current, f=0.1Hz~10Hz	_	300	_	μV <sub>RMS</sub>
I <sub>SD</sub>	Shutdown Current	_	VBGREN=0	_	_	0.1	μA
tstart	Startup Time	1.8V~5.5V	Ta=25°C	_		400	μs


Note: The  $V_{\text{BGREF}}$  voltage is used as the A/D converter PGA input signal.



# **Power-on Reset Characteristics**

Ta=-40°C~85°C

Cumbal	ol Parameter -		est Conditions	Min.	Tren	Max.	Unit
Symbol			Conditions	WIIII.	Тур.	IVIAX.	Ollit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR <sub>POR</sub>	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset		_	1	_	_	ms



# **System Architecture**

A key factor in the high-performance features of the range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.


#### **Clocking and Pipelining**

The main system clock, derived from either a HIRC, LIRC or LXT oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.


For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.

Rev. 1.00 22 April 07, 2021





**System Clocking and Pipelining** 



Instruction Fetching

### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter						
High Byte Low Byte (PCL)						
PC12~PC8	PCL7~PCL0					

**Program Counter** 

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Rev. 1.00 23 April 07, 2021




#### **Stack**

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



#### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations:
   ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA,
   LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations:
   AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA,
   LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation:
   RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC,
   LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision:
   JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI,
   LSZ, LSZA, LSNZ, LSIZ, LSIZA, LSDZ, LSDZA

Rev. 1.00 24 April 07, 2021




# **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### Structure

The Program Memory has a capacity of  $8K \times 16$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.


### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in sector 0. If the memory [m] is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.





#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which refers to the start address of the last page within the 8K Program Memory of the microcontroller. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "1F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the address specified by TBLP and TBHP if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### **Table Read Program Example**

```
tempreg1 db?
                   ; temporary register #1
tempreg2 db ?
                   ; temporary register #2
mov a,06h
                   ; initialise low table pointer - note that this address is referenced
mov tblp,a
                   ; to the last page or the page that thhp pointed
mov a,1Fh
                   ; initialise high table pointer
mov tbhp, a
tabrd tempreg1
                   ; transfers value in table referenced by table pointer data at program
                   ; memory address "1F06H" transferred to tempreg1 and TBLH
dec tblp
                   ; reduce value of table pointer by one
tabrd tempreg2
                   ; transfers value in table referenced by table pointer
                   ; data at program memory address "1F05H" transferred to
                   ; tempreg2 and TBLH in this example the data "1AH" is
                   ; transferred to tempreg1 and data "OFH" to register tempreg2
                   ; sets initial address of program memory
org 1F00h
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```

Rev. 1.00 26 April 07, 2021



#### In Circuit Programming - ICP


The provision of Flash Type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, a means of programming the microcontroller in-circuit has provided using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the incircuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, taking control of the ICPDA and ICPCK pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

### On-Chip Debug Support - OCDS

An EV chip exists for the purposes of device emulation. This EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and



OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

## In Application Programming - IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of IAP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART, using I/O pins. Regarding the internal firmware, the user can select versions provided by Holtek or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

#### Flash Memory Read/Write Size

The Flash memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 32 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.

Operations	Format				
Erase	32 words/page				
Write	32 words/time				
Read	1 word/time				
Note: Page size=Write buffer size=32 words.					


**IAP Operation Format** 

Rev. 1.00 28 April 07, 2021



Page	FARH	FARL [7:5]	FARL [4:0]
0	0000 0000	000	
1	0000 0000	001	
2	0000 0000	010	
3	0000 0000	011	
4	0000 0000	100	
5	0000 0000	101	
6	0000 0000	110	Tag Address
7	0000 0000	111	
8	0000 0001	000	
:	:	:	
:	:	:	
254	0001 1111	110	
255	0001 1111	111	

Page Number and Address Selection



Flash Memory IAP Read/Write Structure

#### Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FC2 register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to zero by the hardware. It is recommended that the write buffer should be cleared by setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 32 words corresponding to a page. The write buffer address is mapped to a specific flash memory page specified by the memory address bits, FA12~FA5. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the flash memory address reaches the page boundary, 11111b of a page with 32 words, the address will now not be incremented but will stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.



After a write process is finished, the write buffer will automatically be cleared by the hardware. Note that the write buffer should be cleared manually by the application program when the data written into the flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.

#### IAP Flash Program Memory Registers

There are two address registers, four pairs of 16-bit data registers and three control registers. All the registers are located in Sector 1. Read and Write operations to the Flash memory are carried out using 16-bit data operations using the address and data registers and the control register. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FC0, FC1 and FC2.

Register				В	it			
Name	7	6	5	4	3	2	1	0
FC0	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
FC1	D7	D6	D5	D4	D3	D2	D1	D0
FC2	_	_	_	_	_	_	FWERTS	CLWB
FARL	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
FARH	_	_	_	FA12	FA11	FA10	FA9	FA8
FD0L	D7	D6	D5	D4	D3	D2	D1	D0
FD0H	D15	D14	D13	D12	D11	D10	D9	D8
FD1L	D7	D6	D5	D4	D3	D2	D1	D0
FD1H	D15	D14	D13	D12	D11	D10	D9	D8
FD2L	D7	D6	D5	D4	D3	D2	D1	D0
FD2H	D15	D14	D13	D12	D11	D10	D9	D8
FD3L	D7	D6	D5	D4	D3	D2	D1	D0
FD3H	D15	D14	D13	D12	D11	D10	D9	D8

**IAP Register List** 

#### FC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CFWEN: Flash Memory Erase/Write function enable control

0: Flash memory erase/write function is disabled

1: Flash memory erase/write function has been successfully enabled

When this bit is cleared to 0 by application program, the Flash memory erase/write function is disabled. Note that this bit cannot be set high by application programs. Writing "1" into this bit results in no action. This bit is used to indicate the Flash memory erase/write function status. When this bit is set high by the hardware, it means that the Flash memory erase/write function is enabled successfully. Otherwise, the Flash memory erase/write function is disabled if the bit is zero.

Bit 6~4 FMOD2~FMOD0: Flash memory Mode selection

000: Write Mode 001: Page erase Mode 010: Reserved 011: Read Mode 100: Reserved

Rev. 1.00 30 April 07, 2021



- 101: Reserved
- 110: Flash memory Erase/Write function Enable Mode
- 111: Reserved

These bits are used to select the Flash Memory operation modes. Note that the "Flash memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.

- Bit 3 FWPEN: Flash memory Erase/Write function enable procedure Trigger
  - 0: Erase/Write function enable procedure is not triggered or procedure timer times out
  - 1: Erase/Write function enable procedure is triggered and procedure timer starts to count

This bit is used to activate the flash memory Erase/Write function enable procedure and an internal timer. It is set by the application programs and then cleared to zero by the hardware when the internal timer times out. The correct patterns must be written into the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the FWPEN bit is set high.

- Bit 2 **FWT**: Flash memory write initiate control
  - 0: Do not initiate Flash memory write or indicating that a Flash memory write process has completed
  - 1: Initiate Flash memory write process

This bit is set by software and cleared to zero by the hardware when the Flash memory write process has completed.

- Bit 1 FRDEN: Flash memory read enable bit
  - 0: Flash memory read disable
  - 1: Flash memory read enable

This is the Flash memory Read Enable Bit which must be set high before any Flash memory read operations are carried out. Clearing this bit to zero will inhibit Flash memory read operations.

- Bit 0 FRD: Flash memory read initiate control
  - 0: Do not initiate Flash memory read or indicating that a Flash memory read process has completed
  - 1: Initiate Flash memory read process

This bit is set by software and cleared to zero by the hardware when the Flash memory read process has completed.

- Note: 1. The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.
  - 2. Ensure that the f<sub>SUB</sub> clock is stable before executing the erase or write operation.
  - 3. Note that the CPU will be stopped when a read, write or erase operation is successfully activated
  - 4. Ensure that the read, erase or write operation is totally complete before executing other operations.

### • FC1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Chip Reset Pattern

When a specific value of "55H" is written into this register, a reset signal will be generated to reset the whole chip.



#### • FC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	FWERTS	CLWB
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 **FWERTS**: Erase time and Write time selection

0: Erase time is 3.2ms ( $t_{FER}$ ) / Write time is 2.2ms ( $t_{FWR}$ ) 1: Erase time is 3.7ms ( $t_{FER}$ ) / Write time is 3.0ms ( $t_{FWR}$ )

Bit 0 CLWB: Flash memory Write Buffer Clear control

0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed

1: Initiate Write Buffer Clear process

This bit is set by software and cleared to zero by hardware when the Write Buffer Clear process has completed.

#### FARL Register

Bit	7	6	5	4	3	2	1	0
Name	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **FA7~FA0**: Flash Memory Address bit 7~bit 0

#### FARH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	FA12	FA11	FA10	FA9	FA8
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as 0

Bit 4~0 FA12~FA8: Flash Memory Address bit 12~bit 8

#### FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The first Flash Memory data word bit  $7 \sim$  bit 0

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.

# • FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The first Flash Memory data word bit 15~bit 8

Note that when 8-bit data is written into the high byte data register FD0H, the whole 16 bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be incremented by one.

Rev. 1.00 32 April 07, 2021



### • FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The second Flash Memory data word bit  $7 \sim$  bit 0

### • FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The second Flash Memory data word bit 15~bit 8

# • FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  **D7\simD0**: The third Flash Memory data word bit  $7\sim$ bit 0

### • FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The third Flash Memory data word bit 15~bit 8

# • FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  **D7\simD0**: The fourth Flash Memory data word bit  $7\sim$ bit 0

# • FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The fourth Flash Memory data word bit 15~bit 8



#### Flash Memory Erase/Write Flow


It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the flash memory contents are correctly updated.

#### Flash Memory Erase/Write Flow Descriptions

- Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash
  Memory Erase/Write function is successfully enabled, the CFWEN bit in the FC0 register will
  automatically be set high by hardware. After this, Erase or Write operations can be executed on
  the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for
  details.
- 2. Configure the flash memory address to select the desired erase page, tag address and then erase this page. For a page erase operation, set the FARL and FARH registers to specify the start address of the erase page, then write dummy data into the FD0H register to tag address. The current address will be internally incremented by one after each dummy data is written into the FD0H register. When the address reaches the page boundary, 11111b, the address will not be further incremented but stop at the last address of the page. Note that the write operation to the FD0H register is used to tag address, it must be implemented to determine which addresses to be erased.
- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the flash memory contents and to check if the contents is 0000h or not. If the flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.
- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the flash memory contents and check if the written data is correct or not. If the data read from the flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are complete if no more pages need to be erased or written.

Rev. 1.00 34 April 07, 2021





Flash Memory Erase/Write Flow

Note: \* The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.



#### Flash Memory Erase/Write Function Enable Procedure

The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash memory Erase/Write function.


#### Flash Memory Erase/Write Function Enable Procedure Description

- 1. Write data "110" to the FMOD [2:0] bits in the FC0 register to select the Flash Memory Erase/Write Function Enable Mode.
- 2. Set the FWPEN bit in the FC0 register to "1" to activate the Flash Memory Erase/Write Function. This will also activate an internal timer:
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the FWPEN bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the FWPEN bit will automatically be cleared to 0 by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FC0 register can be cleared. There is no need to execute the above procedure.

Rev. 1.00 36 April 07, 2021





Flash Memory Erase/Write Function Enable Procedure



#### Flash Memory Write Procedure

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the flash memory can be loaded into the write buffer. The selected flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 32 words, known as a page, whose address is mapped to a specific flash memory page specified by the memory address bits, FA12~FA5. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, FA12~FA5, specify.


### Flash Memory Consecutive Write Description

The maximum amount of write data is 32 words for each write operation. The write buffer address will be automatically incremented by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data word should first be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be incremented by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary the address will not be further incremented but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.
  - Go to step 2 if the erase operation is not successful.
  - Go to step 4 if the erase operation is successful.
- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum written data number is 32 words.
- Set the FWT bit high to write the data words from the write buffer to the flash memory. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.
  - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.
  - Go to step 8 if the write operation is successful.
- 8. Clear the CFWEN bit low to disable the Flash memory erase/write function.

Rev. 1.00 38 April 07, 2021





Flash Memory Consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.



# Flash Memory Non-Consecutive Write Description


The main difference between Flash Memory Consecutive and Non-Consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash Memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.
  - Go to step 2 if the erase operation is not successful.
  - Go to step 4 if the erase operation is successful.
- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired address ADDR1 in the FARH and FARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.
  - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.
  - Go to step 8 if the write operation is successful.
- 8. Setup the desired address ADDR2 in the FARH and FARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 10. Verify the data using the table read instruction to ensure that the write operation has successfully completed.
  - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.
  - Go to step 11 if the write operation is successful.
- 11. Clear the CFWEN bit low to disable the Flash memory erase/write function.

Rev. 1.00 40 April 07, 2021





Flash Memory Non-Consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.




### **Important Points to Note for Flash Memory Write Operations**

- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3. The whole write buffer data will be written into the flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. After the data is written into the flash memory the flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then writing the data again into the write buffer. Then activate a write operation on the same flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the flash memory is correct.
- 5. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

### **Flash Memory Read Procedure**

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the flash memory read operation is executed.



Flash Memory Read Procedure

Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease.

2. It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.

Rev. 1.00 42 April 07, 2021



# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control


The device also provides dedicated memory areas for the Touch Key data storage. In this chapter, only the General Purpose Data Memory and the Special Function Register Data Memory are introduced. More information about the Touch Key Data Memory can be obtained in its corresponding chapter.

### **Structure**

The overall Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH. Switching between the different Data Memory sectors is achieved by setting the Memory Pointers to the correct value if using the indirect addressing method.

Special Purpose Data Memory	General Purpose Data Memory		Purpose Data Memory General I		Touch Key Data Memory
Located Sectors	Capacity	Sector: Address	Sector: Address		
Sector 0, Sector 1	768×8	Sector 0: 80H~FFH Sector 1: 80H~FFH Sector 2: 80H~FFH Sector 3: 80H~FFH Sector 4: 80H~FFH Sector 5: 80H~FFH	Sector 5: 00H~27H Sector 6: 00H~27H		

# **Data Memory Summary**



Rev. 1.00 43 April 07, 2021



# **Data Memory Addressing**

For this device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 11 valid bits for the device, the high byte indicates a sector and the low byte indicates a specific address.

### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.00 44 April 07, 2021



	Sector 0	Sector 1	
00H	IAR0		40H
01H	MP0		41H
02H	IAR1		42H
03H	MP1L		43H
04H	MP1H		44H
05H 06H	ACC PCL		45H 46H
07H	TBLP		47H
0711 08H	TBLH		48H
09H	TBHP		49H
0AH	STATUS		4AH
0BH			4BH
0CH	IAR2		4CH
0DH	MP2L		4DH
0EH	MP2H		4EH
0FH	RSTFC		4FH
10H	INTC0		50H
11H	INTC1		51H
12H 13H	INTC2 INTC3		52H 53H
14H	PA		54H
15H	PAC		55H
16H	PAPU		56H
17H	PAWU		57H
18H	SLEDC0		58H
19H	SLEDC1		59H
1AH	WDTC		5AH
1BH	TB0C		5BH
1CH	PSC0R		5CH
1DH	LVRC		5DH
1EH	LVPUC LXTC		5EH
1FH 20H	PB	PANS	5FH 60H
21H	PBC	PCNS	61H
22H	PBPU	PDNS	62H
23H	SIMTOC	TKM0C2	63H
24H	SIMC0	TKM1C2	64H
25H	SIMC1	TKM2C2	65H
26H	SIMD	TKM3C2	66H
27H	SIMA/SIMC2	TKM4C2	67H
28H			68H
29H			69H
2AH 2BH			6AH 6BH
2CH			6CH
2DH			6DH
2EH	SADOL		6EH
2FH	SADOH		6FH
30H	SADC0	ORMC	70H
31H	SADC1	VBGRC	71H
32H	SADC2	RSTC	72H
33H	IFS0	USR	73H
34H	IFS1	UCR1	74H
35H	SCC	UCR2	75H
36H 37H	LVDC	UCR3 BRDH	76H 77H
37H 38H	HIRCC	BRDL	77H 78H
39H	PC	UFCR	79H
3AH	PCC	TXR RXR	7AH
3BH	PCPU	RxCNT	7BH
3CH	MFI		7CH
3DH			7DH
3EH	PD		7EH
3FH	PDC		7FH

	Sector 0	Sector 1
40H	PDPU	EEC
41H	EEAL	FC0
42H	EEAH	FC1
43H	EED	FC2
44H	TKTMR	FARL
45H	TKC0	FARH
46H	TK16DL	FD0L
47H	TK16DH	FD0H
48H	TKC1	FD1L
49H	TKM016DL	FD1H
4AH	TKM016DH	FD2L
4BH	TKM0ROL	FD2H
4CH	TKM0ROH	FD3L
4DH	TKM0C0	FD3H
4EH	TKM0C1	
4FH	TKM116DL	
50H	TKM116DH	
51H	TKM1ROL	
52H	TKM1ROH	
53H	TKM1C0	DA 00
54H	TKM1C1 TKM216DL	PAS0
55H	TKM216DL	PAS1
56H	TKM2ROL	PBS0 PBS1
57H 58H	TKM2ROH	PCS0
	TKM2ROH TKM2C0	PCS0 PCS1
59H 5AH	TKM2C0	PDS0
5BH	TKM316DL	PD30
5CH	TKM316DH	
5DH	TKM3ROL	
5EH	TKM3ROH	
5FH	TKM3C0	
60H	TKM3C1	
61H	CTMC0	
62H	CTMC1	
63H	CTMDL	
64H	CTMDH	
65H	CTMAL	
66H	CTMAH	
67H	PTM0C0	
68H	PTM0C1	
69H	PTM0DL	
6AH	PTM0DH	
6BH	PTM0AL	
6CH	PTM0AH	
6DH	PTM0RPL	
6EH	PTM0RPH	
6FH	PTM1C0	
70H	PTM1C1	
71H	PTM1DL	
72H	PTM1DH	
73H	PTM1AL	
74H	PTM1AH	
75H	PTM1RPL	
76H	PTM1RPH	
77H	TKM416DL TKM416DH	
78H 79H		
79H 7AH	TKM4ROL TKM4ROH	
7BH 7CH	TKM4C0	
7CH 7DH	TKM4C1 INTEG	
7DH 7EH	PSC1R	
7EH	TB1C	
/ I П	IDIC	

: Unused, read as 00H

**Special Purpose Data Memory Structure** 



# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional sections. However, several registers require a separate description in this section.

# Indirect Addressing Registers - IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

# Memory Pointers - MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instruction which can address all available Data Memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### **Indirect Addressing Program Example 1**

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db?
adres4 db ?
block db?
code .section at 0 'code'
org 00h
start:
     mov a, 04h
                              ; set size of block
    mov block, a
    mov a, offset adres1
                              ; Accumulator loaded with first RAM address
     mov mp0, a
                              ; set memory pointer with first RAM address
loop:
     clr IAR0
                              ; clear the data at address defined by MPO
     inc mp0
                              ; increase memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```

Rev. 1.00 46 April 07, 2021



#### **Indirect Addressing Program Example 2**

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db?
code .section at 0 'code'
org 00h
start:
                           ; set size of block
    mov a, 04h
    mov block, a
    mov a, 01h
                           ; set the memory sector
    mov mp1h, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov mp11, a
                          ; set memory pointer with first RAM address
loop:
    clr IAR1
                           ; clear the data at address defined by MP1L
    inc mp11
                           ; increase memory pointer MP1L
    sdz block
                           ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

### **Direct Addressing Program Example using extended instructions**

```
data .section 'data'
temp db ?
code .section at 0 'code'
org 00h
start:
                          ; move [m] data to acc
    lmov a, [m]
                          ; compare [m] and [m+1] data
    lsub a, [m+1]
    snz c
                          ; [m]>[m+1]?
    jmp continue
                          ; no
    lmov a, [m]
                           ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
     lmov [m+1], a
continue:
```

Note: here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

#### Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.



### Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

# Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

### Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

Rev. 1.00 48 April 07, 2021



In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

#### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	TO	PDF	OV	Z	AC	С
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	Х	Х	0	0	Х	Х	Х	Х

"x": unknown

Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result.

Bit 6 CZ: The operational result of different flags for different instructions.

For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.

For SBC/SBCM/LSBC/LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation zero flag.

For other instructions, the CZ flag will not be affected.

Bit 5 TO: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred.

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

### Option Memory Mapping Register – ORMC

The ORMC register is used to enable the Option Memory Mapping function. The Option Memory capacity is 64 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses  $00H\sim3FH$  will be mapped to Program Memory last page addresses  $C0H\simFFH$ .

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is



successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of 4×t<sub>LIRC</sub>. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

### ORMC Register

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **ORMC7~ORMC0**: Option Memory Mapping specific pattern

When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.

# **EEPROM Data Memory**

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

### **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is  $512 \times 8$  bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address register pair and a data register in sector 0 and a single control register in sector 1.

### **EEPROM Registers**

Four registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEAL and EEAH, the data register, EED and a single control register, EEC. As the EEAL, EEAH and EED registers are located in sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register, however, being located in sector 1, can only be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pair and Indirect Addressing Register, IAR1 or IAR2. Because the EEC control register is located at address 40H in sector 1, the Memory Pointer low byte register, MP1L or MP2L, must first be set to the value 40H and the Memory Pointer high byte register, MP1H or MP2H, set to the value, 01H, before any operations on the EEC register are executed.

Rev. 1.00 50 April 07, 2021



Register	Bit							
Name	7	6	5	4	3	2	1	0
EEAL	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
EEAH	_	_	_	_	_	_	_	EEAH0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD

**EEPROM Register List** 

# • EEAL Register

Bit	7	6	5	4	3	2	1	0
Name	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **EEAL7~EEAL0**: Data EEPROM low byte address bit  $7 \sim$  bit 0

# • EEAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	EEAH0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **EEAH0**: Data EEPROM high byte address bit 0

# • EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7\simD0**: Data EEPROM data bit  $7 \sim$  bit 0

### EEC Register

Bit	7	6	5	4	3	2	1	0
Name	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **EWERTS**: EEPROM erase time and write time selection

0: Erase time is 3.2ms ( $t_{\text{EEER}}$ ) / Write time is 2.2ms ( $t_{\text{EEWR}}$ )

1: Erase time is 3.7ms ( $t_{\text{EEER}}$ ) / Write time is 3.0ms ( $t_{\text{EEWR}}$ )

Bit 6 **EREN**: Data EEPROM erase enable

0: Disable 1: Enable

This bit is used to enable data EEPROM erase function and must be set high before erase operations are carried out. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Clearing this bit to zero will inhibit data EEPROM erase operations.

Rev. 1.00 51 April 07, 2021



# BS86D20CA 20-Key Touch A/D Flash MCU

#### Bit 5 ER: Data EEPROM erase control

0: Erase cycle has finished

1: Activate a erase cycle

This is the Data EEPROM erase control bit. When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Setting this bit high will have no effect if the EREN has not first been set high.

#### Bit 4 MODE: Data EEPROM operation mode selection

0: Byte operation mode

1: Page operation mode

This is the EEPROM operation mode selection bit. When the bit is set high by the application program, the Page write, erase or read function will be selected. Otherwise, the byte write or read function will be selected. The EEPROM page buffer size is 16 bytes.

### Bit 3 WREN: Data EEPROM write enable

0: Disable

1: Enable

This is the Data EEPROM write enable bit, which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. Note that the WREN bit will automatically be cleared to zero after the write operation is finished.

#### Bit 2 WR: EEPROM write control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM write control bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

### Bit 1 RDEN: Data EEPROM read enable

0: Disable

1: Enable

This is the Data EEPROM read enable bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

#### Bit 0 **RD**: EEPROM read control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM read control bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

- Note: 1. The EREN, ER, WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.
  - 2. Ensure that the  $f_{\text{SUB}}$  clock is stable before executing the erase or write operation.
  - 3. Ensure that the erase or write operation is totally complete before changing the contents of the EEPROM related registers or activating the IAP function.

Rev. 1.00 52 April 07, 2021



### **Read Operation from the EEPROM**

Reading data from the EEPROM can be implemented by two modes for this device, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

### **Byte Read Mode**

The EEPROM byte read operation can be executed when the mode selection bit, MODE, is cleared to zero. For a byte read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the read cycle terminates, the EEPROM data can be read from the EED register and the RD bit will automatically be cleared to zero. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

#### Page Read Mode

The EEPROM page read operation can be executed when the mode selection bit, MODE, is set high. The page size can be up to 16 bytes for the page read operation. For a page read operation the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the current byte read cycle terminates, the EEPROM data can be read from the EED register and then the current address will be incremented by one by hardware. After this the RD bit will automatically be cleared to zero. The data which is stored in the next EEPROM address can continuously be read when the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page read operation mode the lower 4-bit address value will automatically be incremented by one. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

#### Page Erase Operation to the EEPROM

The EEPROM page erase operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page erase. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM erase enable control bit, namely EREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the EREN bit is changed from "0" to "1", the internal page buffer will not be cleared. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page erase operation mode the lower 4-bit address value will automatically be incremented by one after each dummy data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".



For page erase operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers and the dummy data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that the write operation to the EED register is used to tag address, it must be implemented to determine which addresses to be erased. When the page dummy data is completely written, then the EREN bit in the EEC register should be set high to enable erase operations and the ER bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing an erase operation and then set again after a valid erase activation procedure has completed.

As the EEPROM erase cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been erased from the EEPROM. Detecting when the erase cycle has finished can be implemented either by polling the ER bit in the EEC register or by using the EEPROM interrupt. When the erase cycle terminates, the ER bit will be automatically cleared to zero by the microcontroller, informing the user that the page data has been erased. The application program can therefore poll the ER bit to determine when the erase cycle has ended. After the erase operation is finished, the EREN bit will be set low by hardware. The Data EEPROM erased page content will all be zero after a page erase operation

### Write Operation to the EEPROM

Writing data to the EEPROM can be implemented by two modes for this device, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

#### **Byte Write Mode**

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte write operations the desired EEPROM address should first be placed in the EEAH and EEAL registers and the data to be written should be placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be set low by hardware. Note that a byte erase operation will automatically be executed before a byte write operation is successfully activated.

#### Page Write Mode

Before a page write operation is executed, it is important to ensure that a relevant page erase operation has been successfully executed. The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page write.

Rev. 1.00 54 April 07, 2021



The internal page buffer will be cleared by hardware after power on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer will not be cleared. A page write is initiated in the same way as a byte write initiation except that the EEPROM data can be written up to 16 bytes. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page write operation mode the lower 4-bit address value will automatically be incremented by one after each data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over". At this point any data write operations to the EED register will be invalid.

For page write operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers and the data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that when a data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the WREN bit in the EEC register should be set high to enable write operations and the WR bit must be immediately set high to initiate the EEPROM write process. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be set low by hardware.

### **Write Protection**

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

### **EEPROM Interrupt**

The EEPROM interrupt is generated when an EEPROM erase or write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM erase or write cycle ends, the DEF request flag will be set. If the EEPROM interrupt is enabled and the stack is not full, a jump to the EEPROM Interrupt vector will take place. When the interrupt is serviced, the EEPROM interrupt request flag, DEF, will be automatically



reset and the EMI bit will be automatically cleared to disable other interrupts. More details can be obtained in the Interrupt section.

# **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read, erase or write operation is totally complete. Otherwise, the EEPROM read, erase or write operation will fail.

### **Programming Examples**

#### Reading a Data Byte from the EEPROM - polling method

```
MOV A, 040H
                            ; setup memory pointer low byte MP1L
MOV MP1L, A
                           ; MP1 points to EEC register
MOV A, 01H
                           ; setup memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                           ; clear MODE bit, select byte operation mode
MOV A, EEPROM ADRES H
                          ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                          ; user defined low byte address
MOV EEAL, A
SET IAR1.1
                           ; set RDEN bit, enable read operations
SET IAR1.0
                           ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                           ; check for read cycle end
JMP BACK
CLR TAR1
                            ; disable EEPROM read function
CLR MP1H
MOV A, EED
                            ; move read data to register
MOV READ DATA, A
```

### Reading a Data Page from the EEPROM – polling method

```
MOV A, 040H
                            ; setup memory pointer low byte MP1L
MOV MP1L, A
                            ; MP1 points to EEC register
MOV A, 01H
                            ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                            ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES H
                            ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                            ; user defined low byte address
MOV EEAL, A
                            ; set RDEN bit, enable read operations
SET TAR1.1
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL READ
CALL READ
```

Rev. 1.00 56 April 07, 2021

SZ IAR1.5

JMP BACK CLR MP1H



```
JMP PAGE READ FINISH
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
READ:
SET IAR1.0
                           ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                           ; check for read cycle end
JMP BACK
MOV A, EED
                           ; move read data to register
MOV READ DATA, A
RET
PAGE READ FINISH:
CLR IAR1
                           ; disable EEPROM read function
CLR MP1H
Erasing a Data Page to the EEPROM - polling method
MOV A, 040H
                           ; setup memory pointer low byte MP1L
                           ; MP1 points to EEC register
MOV MP1L, A
MOV A, 01H
                           ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                           ; set MODE bit, select page operation mode
                       ; user defined high byte address
MOV A, EEPROM_ADRES_H
MOV EEAH, A
MOV A, EEPROM ADRES L ; user defined low byte address
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP Erase START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM DATA
                        ; user defined data, erase mode don't care data value
MOV EED, A
RET
Erase START:
CLR EMI
SET IAR1.6
                           ; set EREN bit, enable erase operations
SET IAR1.5
                           ; start Erase Cycle - set ER bit - executed immediately
                           ; after setting EREN bit
SET EMI
BACK:
```

; check for erase cycle end



#### Writing a Data Byte to the EEPROM - polling method

```
MOV A, 040H
                         ; setup memory pointer low byte MP1L
                          ; MP1 points to EEC register
MOV MP1L, A
MOV A, 01H
                          ; setup memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                          ; clear MODE bit, select byte operation mode
                      ; user defined high byte address
MOV A, EEPROM ADRES H
MOV EEAH, A
MOV A, EEPROM ADRES L
                      ; user defined low byte address
MOV EEAL, A
MOV A, EEPROM DATA
                      ; user defined data
MOV EED, A
CLR EMI
SET IAR1.3
                          ; set WREN bit, enable write operations
SET IAR1.2
                          ; start Write Cycle - set WR bit - executed immediately
                           ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                          ; check for write cycle end
JMP BACK
CLR MP1H
```

### Writing a Data Page to the EEPROM - polling method

```
MOV A, 040H
                          ; setup memory pointer low byte MP1L
MOV MP1L, A
                          ; MP1 points to EEC register
MOV A, 01H
                           ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                           ; set MODE bit, select page operation mode
MOV A, EEPROM_ADRES_H
                           ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                          ; user defined low byte address
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP WRITE START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
MOV A, EEPROM DATA ; user defined data
MOV EED, A
RET
WRITE START:
CLR EMI
SET IAR1.3
                          ; set WREN bit, enable write operations
SET IAR1.2
                           ; start Write Cycle - set WR bit - executed immediately
                           ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                           ; check for write cycle end
JMP BACK
CLR MP1H
```

Rev. 1.00 58 April 07, 2021



# **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration option and relevant control registers.

#### **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency	Pins
Internal High Speed RC	HIRC	8/12/16MHz	_
Internal Low Speed RC	LIRC	32kHz	_
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2

**Oscillator Types** 


## **System Clock Configurations**

There are three methods of generating the system clock, one high speed oscillator and two low speed oscillators. The high speed oscillator is the internal 8/12/16MHz RC oscillator, HIRC. The two low speed oscillators are the internal 32kHz RC oscillator, LIRC, and the external 32.768kHz crystal oscillator, LXT. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and the system clock can be dynamically selected.

The actual source clock used for the low speed oscillators is chosen via the FSS bit in the SCC register. The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.

Rev. 1.00 59 April 07, 2021





System Clock Configurations

# Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of 8MHz, 12MHz and 16MHz, which are selected by the HIRC1~HIRC0 bits in the HIRCC register. These bits must also be setup to match the selected configuration option frequency to ensure that the HIRC frequency accuracy specified in the A.C. Characteristics is achieved. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

### Internal 32kHz Oscillator - LIRC

The Internal 32kHz Oscillator is one of the low frequency oscillator choices, which is selected by the FSS bit in the SCC register. It is a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

# External 32.768 kHz Crystal Oscillator – LXT

The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected by the FSS bit in the SCC register. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. After the LXT oscillator is enabled by setting the LXTEN bit to 1, there is a time delay associated with the LXT oscillator waiting for it to start-up.

When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.

Rev. 1.00 60 April 07, 2021




However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor,  $R_P$ , is required.

The pin-shared software control bits determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O or other pin-shared functional pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O
  or other pin-shared functional pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R<sub>P</sub>, C1 and C2 are required.

Although not shown XT1/XT2 pins have a parasitic capacitance of around 7pF.

#### **External LXT Oscillator**

LXT Oscillator C1 and C2 Values						
Crystal Oscillator C1 C2						
32.768kHz	32.768kHz 10pF 10pF					
II .	Note: 1. C1 and C2 values are for guidance only. 2. R <sub>P</sub> =5M~10MΩ is recommended.					

32.768kHz Crystal Recommended Capacitor Values

#### **LXT Oscillator Low Power Function**

The LXT oscillator can function in one of two modes, the Quick Start Mode and the Low Power Mode. The mode selection is executed using the LXTSP bit in the LXTC register.

LXTSP Bit	LXT Operating Mode
0	Low Power
1	Quick Start

When the LXTSP bit is set high, the LXT Quick Start Mode will be enabled. In the Quick Start Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up, it can be placed into the Low Power Mode by clearing the LXTSP bit to zero and the oscillator will continue to run but with reduced current consumption. It is important to note that the LXT operating mode switching must be properly controlled before the LXT oscillator clock is selected as the system clock source. Once the LXT oscillator clock is selected as the system clock source using the CKS bit field and FSS bit in the SCC register, the LXT oscillator operating mode can not be changed.

It should be note that no matter what condition the LXTSP is set to the LXT oscillator will always function normally. The only difference is that it will take more time to start up if in the Low Power Mode.

Rev. 1.00 61 April 07, 2021




# **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

# **System Clocks**

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency,  $f_{\rm H}$ , or low frequency,  $f_{\rm SUB}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the internal clock  $f_{\rm SUB}$ . If  $f_{\rm SUB}$  is selected then it can be sourced by either the LXT or LIRC oscillator, selected via configuring the FSS bit in the SCC register. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\rm H}/2\sim f_{\rm H}/64$ .



**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

Rev. 1.00 62 April 07, 2021



### **System Operation Modes**

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	F	Register Setting			_		
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	f <sub>sys</sub>	f <sub>H</sub>	f <sub>SUB</sub>	f <sub>LIRC</sub>
FAST	On	х	Х	000~110	f <sub>H</sub> ~f <sub>H</sub> /64	On	On	On
SLOW	On	х	Х	111	f <sub>SUB</sub>	On/Off (1)	On	On
IDLE0	Off	0	1	000~110	Off	Off	On	On
IDLEU	Oii	U	'	111	On	Oii	On	On
IDLE1	Off	1	1	xxx	On	On	On	On
IDLE2	Off	1	0	000~110	On	On	Off	On
IDLEZ			U	111	Off	On	Oll	On
SLEEP	Off	0	0	xxx	Off	Off	Off	On <sup>(2)</sup>

"x": don't care

Note: 1. The  $f_H$  clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. In the SLEEP mode, the fLIRC clock is on as the WDT function is always enabled.

#### **FAST Mode**

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source coming from the HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from either the LIRC or LXT oscillator determined by the FSS bit in the SCC register.

#### **SLEEP Mode**

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{LIRC}$  clock continues to operate as the WDT function is always enabled.

### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be on to drive some peripheral functions.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be on to provide a clock source to keep some peripheral functions operational.



#### **IDLE2 Mode**

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be on to provide a clock source to keep some peripheral functions operational.

# **Control Registers**

The registers, SCC, HIRCC and LXTC, are used to control the system clock and the corresponding oscillator configurations.

Register	Bit							
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_	_	FSS	FHIDEN	FSIDEN
HIRCC	_	_	_	_	HIRC1	HIRC0	HIRCF	HIRCEN
LXTC	_	_	_	_	_	LXTSP	LXTF	LXTEN

**System Operating Mode Control Register List** 

#### SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	FSS	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	R/W	R/W	R/W
POR	0	0	0	_	_	0	0	0

Bit 7~5 CKS2~CKS0: System clock selection

 $\begin{array}{c} 000: f_H \\ 001: f_{H}/2 \\ 010: f_{H}/4 \\ 011: f_{H}/8 \\ 100: f_{H}/16 \\ 101: f_{H}/32 \\ 110: f_{H}/64 \\ 111: f_{SUB} \end{array}$ 

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_H$  or  $f_{SUB}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~3 Unimplemented, read as "0"

Bit 2 FSS: Low frequency oscillator selection

0: LIRC 1: LXT

Bit 1 FHIDEN: High frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Rev. 1.00 64 April 07, 2021



### HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	HIRC1	HIRC0	HIRCF	HIRCEN
R/W	_	_	_	_	R/W	R/W	R	R/W
POR	_	_	_	_	0	0	0	1

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection

00: 8MHz 01: 12MHz 10: 16MHz 11: 8MHz

When the HIRC oscillator is enabled or the HIRC frequency selection is changed by application program, the clock frequency will automatically be changed after the HIRCF flag is set to 1.

It is recommended that the HIRC frequency selected by these two bits should be the same with the frequency determined by the configuration option to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Bit 1 HIRCF: HIRC oscillator stable flag

0: Unstable 1: Stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable

### LXTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LXTSP	LXTF	LXTEN
R/W	_	_	_	_	_	R/W	R	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 LXTSP: LXT oscillator quick start control

0: Disable – Low Power 1: Enable – Quick Start

This bit is used to control whether the LXT oscillator is operating in the low power or quick start mode. When the LXTSP bit is set to 1, the LXT oscillator will oscillate quickly but consume more power. If the LXTSP bit is cleared to 0, the LXT oscillator will consume less power but take longer time to stablise. It is important to note that this bit can not be changed after the LXT oscillator is selected as the system clock source using the CKS2~CKS0 and FSS bits in the SCC register.

Bit 1 LXTF: LXT oscillator stable flag

0: Unstable 1: Stable

This bit is used to indicate whether the LXT oscillator is stable or not. When the LXTEN bit is set to 1 to enable the LXT oscillator, the LXTF bit will first be cleared to 0 and then set to 1 after the LXT oscillator is stable.

Bit 0 LXTEN: LXT oscillator enable control


0: Disable 1: Enable



# **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Mode to the SLEEP/IDLE Mode is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




### **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or LIRC oscillator determined by the FSS bit in the SCC register and therefore requires the selected oscillator to be stable before full mode switching occurs.

Rev. 1.00 66 April 07, 2021






# **SLOW Mode to FAST Mode Switching**

In the SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_H$ ~ $f_H$ /64.

However, if  $f_H$  is not used in the SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.





#### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

#### **Entering the IDLE0 Mode**

There is only one way for the device to enter the IDLEO Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  clock will be stopped and the application program will stop at the "HALT" instruction, but the  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

#### **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> and f<sub>SUB</sub> clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

### **Entering the IDLE2 Mode**

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  clock will be on but the  $f_{SUB}$  clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.

Rev. 1.00 68 April 07, 2021



- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

### **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LXT or LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on and if the system clock is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

#### Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, it will enter the SLEEP or IDLE mode and the PDF flag will be set high. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Time-out hardware reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and



the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

# **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

# **Watchdog Timer Control Register**

A single register, WDTC, controls the required time-out period as well as the enable WDT and reset MCU operations.

### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

### Bit 7~3 **WE4~WE0**: WDT function software control

10101 or 01010: Enable Other values: Reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after a delay time, t<sub>SRESET</sub>, and the WRF bit in the RSTFC register will be set to 1.

### Bit 2~0 WS2~WS0: WDT time-out period selection

 $\begin{array}{l} 000:\ 2^{8}/f_{LIRC} \\ 001:\ 2^{10}/f_{LIRC} \\ 010:\ 2^{12}/f_{LIRC} \\ 011:\ 2^{14}/f_{LIRC} \\ 100:\ 2^{15}/f_{LIRC} \end{array}$ 

101:  $2^{16}/f_{LIRC}$ 110:  $2^{17}/f_{LIRC}$ 111:  $2^{18}/f_{LIRC}$ 

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the time-out period.

Rev. 1.00 70 April 07, 2021



#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

Refer to the Internal Reset Control section.

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVRC register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDTC register software reset flag

0: Not occurred 1: Occurred

This bit is set high by the WDTC register software reset and cleared to zero by the application program. Note that this bit can only be cleared to zero by the application

program.

# **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the Watchdog Timer enable control and the MCU reset. If the WE4~WE0 bits value are equal to 01010B or 10101B, the WDT function is enabled. However, if the WE4~WE0 bits are changed to any other values except 01010B and 10101B, which could be caused by adverse environmental conditions such as noise, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have a value of 01010B.

WE4~WE0 Bits	WDT Function		
01010B or 10101B	Enable		
Any other value	Reset MCU		

**Watchdog Timer Function Control** 


Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the STATUS register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC register software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the 2<sup>18</sup> division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2<sup>18</sup> division ratio, and a minimum timeout of 8ms for the 2<sup>8</sup> division ration.

Rev. 1.00 71 April 07, 2021





### Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being set.

#### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring internally.

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



#### **Internal Reset Control**

There is an internal reset control register, RSTC, which is used to provide a reset when the device operates abnormally due to the environmental noise interference. If the content of the RSTC register is set to any value other than 01010101B or 10101010B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on the register will have a value of 01010101B.

Rev. 1.00 72 April 07, 2021



RSTC7~RSTC0 Bits	Reset Function
01010101B	No operation
10101010B	No operation
Any other value	Reset MCU

**Internal Reset Function Control** 

### RSTC Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 **RSTC7~RSTC0**: Reset function control

01010101: No operation 10101010: No operation Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time,  $t_{SRESET}$  and the RSTF bit in the RSTFC register will be set to 1.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 **RSTF**: Reset control register software reset flag

0: Not occurred 1: Occurred

This bit is set high by the RSTC control register software reset and cleared to zero by the application program. Note that this bit can only be cleared to 0 by the application program.

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVRC register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDTC register software reset flag

Refer to the Watchdog Timer Control Register section.


### Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level.

The LVR function is always enabled in FAST and SLOW Mode with a specific LVR voltage  $V_{LVR}$ . If the supply voltage of the device drops to within a range of  $0.9V\sim V_{LVR}$  such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V\sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVR/LVD Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform



a reset function. The actual  $V_{\text{LVR}}$  value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after a delay time,  $t_{\text{SRESET}}$ . When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.



#### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	1	0	0	1	1	0

Bit 7~0 LVS7~LVS0: LVR Voltage Select control

01100110: 1.7V 01010101: 1.9V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V 11110000: LVR disable

Other values: Generates MCU reset – register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a t<sub>LVR</sub> time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than 11110000B and the defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t<sub>sreset</sub>. However in this situation the register contents will be reset to the POR value.

# RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

Refer to the Internal Reset Control section.

Bit 2 LVRF: LVR function reset flag

0: Not occurred 1: Occurred

This bit is set high when a specific Low Voltage Reset condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVRC register software reset flag

0: Not occurred
1: Occurred

Rev. 1.00 74 April 07, 2021



This bit is set high if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDTC register software reset flag


Refer to the Watchdog Timer Control Register section.

#### **IAP Reset**

When a specific value of "55H" is written into the FC1 register, a reset signal will be generated to reset the whole device. Refer to the In Application Programming section for more associated details.

### **Watchdog Time-out Reset during Normal Operation**


The Watchdog time-out Reset during normal operations in the FAST or SLOW mode is the same as the hardware Low Voltage Reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table.

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Rev. 1.00 75 April 07, 2021



Item	Condition After Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBHP	x xxxx	u uuuu	u uuuu	u uuuu
STATUS	xxxx 00xx	uuuu uuuu	uu1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
RSTFC	0 x 0 0	uuuu	uuuu	uuuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC3	0-00 0-00	0-00 0-00	0-00 0-00	u-uu u-u
PA	11 1111	11 1111	11 1111	uu uuuu
PAC	11 1111	11 1111	11 1111	uu uuuu
PAPU	00 0000	00 0000	00 0000	u-u uuuu
PAWU	00 0000	00 0000	00 0000	uu uuuu
SLEDC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
SLEDC1	00 0000	00 0000	00 0000	uu uuuu
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu
TB0C	0000	0 0 0 0	0000	uuuu
PSC0R	0 0	00	00	u u
LVRC	0110 0110	uuuu uuuu	0110 0110	uuuu uuuu
LVPUC	0	0	0	u
LXTC	000	000	000	u u u
PB	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu

Rev. 1.00 76 April 07, 2021



		LVR Reset	WDT Time-out	WDT Time-out
Register	Power On Reset	(Normal Operation)	(Normal Operation)	(IDLE/SLEEP)
SIMTOC	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMC0	111- 0000	111- 0000	111- 0000	uuu- uuuu
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADOL	x x x x	x x x x	xxxx	uuuu (ADRFS=0)
0,1002	***	***	***	uuuu uuuu (ADRFS=1)
SADOH	xxxx xxxx	xxxx xxxx	xxxx xxxx	(ADRFS=0)
04000	00000000	0000 0000	00000000	(ADRFS=1)
SADC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 -000	0000 -000	0000 -000	uuuu -uuu
SADC2	00 0000	00 0000	00 0000	uu uuuu
IFS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
IFS1	0000	0000	0000	uuuu
SCC	000000	000000	000000	uuuuuu
LVDC	00 -000	00 -000	00 -000	u u - u u u
HIRCC	0001	0001	0001	uuuu
PC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI	0000	0000	0000	uuuu
PD	1111	1111	1111	uuuu
PDC	1111	1111	1111	uuuu
PDPU	0000	0000	0000	uuuu
EEAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEAH	0	0	0	u
EED	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKTMR	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKC0	0000 0-00	0000 0-00	0000 0-00	uuuu u-uu
TK16DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TK16DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKC1	0000 0011	0000 0011	0000 0011	uuuu uuuu
TKM016DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM016DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0ROL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0ROH	0 0	00	00	u u
TKM0C0	00 0000	00 0000	00 0000	uu uuuu
TKM0C1	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
TKM116DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM116DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM1ROL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM1ROH	0 0	0 0	0 0	u u
TKM1C0	00 0000	00 0000	00 0000	uu uuuu
TKM1C1	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu



		LVR Reset	WDT Time-out	WDT Time out
Register	Power On Reset	(Normal Operation)	(Normal Operation)	WDT Time-out (IDLE/SLEEP)
TKM216DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM216DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM2ROL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM2ROH	0 0	0 0	0 0	u u
TKM2C0	00 0000	00 0000	00 0000	uu uuuu
TKM2C1	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
TKM316DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM316DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM3ROL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM3ROH	0 0	0 0	00	u u
TKM3C0	00 0000	00 0000	00 0000	uu uuuu
TKM3C1	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
CTMC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDH	0 0	00	00	u u
CTMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
СТМАН	00	00	00	u u
PTM0C0	0000 0	0000 0	0000 0	uuuu u
PTM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0DH	0 0	00	00	u u
PTM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0AH	0 0	00	00	u u
PTM0RPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM0RPH	0 0	00	00	u u
PTM1C0	0000 0	0000 0	0000 0	uuuu u
PTM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1DH	0 0	00	00	u u
PTM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1AH	0 0	0 0	0 0	u u
PTM1RPL	0000 0000	0000 0000	0000 0000	uuuu uuuu
PTM1RPH	0 0	0 0	00	u u
TKM416DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM416DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM4ROL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM4ROH	0 0	0 0	0 0	u u
TKM4C0	00 0000	00 0000	00 0000	uu uuuu
TKM4C1	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
INTEG	0 0	0 0	0 0	u u
PSC1R	0 0	0 0	0 0	u u
TB1C	0000	0000	0000	u u u u
PANS	00 0000	00 0000	00 0000	uu uuuu
PCNS	0000 0000	0000 0000	0000 0000	uuuu uuuu
PDNS	0000	0000	0000	uuuu
TKM0C2	1110 0100	1110 0100	1110 0100	uuuu uuuu



		LVD Darast	MDT Time and	MOT Time and
Register	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
TKM1C2	1110 0100	1110 0100	1110 0100	uuuu uuuu
TKM2C2	1110 0100	1110 0100	1110 0100	uuuu uuuu
TKM3C2	1110 0100	1110 0100	1110 0100	uuuu uuuu
TKM4C2	1110 0100	1110 0100	1110 0100	uuuu uuuu
ORMC	0000 0000	0000 0000	0000 0000	0000 0000
VBGRC	0	0	0	u
RSTC	0101 0101	0101 0101	0101 0101	uuuu uuuu
USR	0000 1011	0000 1011	0000 1011	uuuu uuuu
UCR1	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu
UCR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
UCR3	0	0	0	u
BRDH	0000 0000	0000 0000	0000 0000	uuuu uuuu
BRDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
UFCR	00 0000	00 0000	00 0000	uu uuuu
TXR_RXR	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
RxCNT	000	000	000	u u u
EEC	0000 0000	0000 0000	0000 0000	uuuu uuuu
FC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
FC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
FC2	0 0	00	00	u u
FARL	0000 0000	0000 0000	0000 0000	uuuu uuuu
FARH	0 0000	0 0000	0 0000	u uuuu
FD0L	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD0H	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD2L	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD3L	0000 0000	0000 0000	0000 0000	uuuu uuuu
FD3H	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAS1	00 00	00 00	00 00	u u u u
PBS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PDS0	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented



# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where "m" denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
PA	PA7	_	_	PA4	PA3	PA2	PA1	PA0				
PAC	PAC7	_	_	PAC4	PAC3	PAC2	PAC1	PAC0				
PAPU	PAPU7	_	_	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0				
PAWU	PAWU7	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0				
РВ	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0				
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0				
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0				
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0				
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0				
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0				
PD	_	_	_	_	PD3	PD2	PD1	PD0				
PDC	_	_	_	_	PDC3	PDC2	PDC1	PDC0				
PDPU	_	_	_	_	PDPU3	PDPU2	PDPU1	PDPU0				
LVPUC	_	_	_	_	_	_	_	LVPU				

"-": Unimplemented, read as "0"

I/O Logic Function Register List

## **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the PxPU and LVPUC registers, and are implemented using weak PMOS transistors. The PxPU register is used to determine whether the pull-high function is enabled or not while the LVPUC register is used to select the pull-high resistors value for low voltage power supply applications.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

Rev. 1.00 80 April 07, 2021



### PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable 1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" is the Port name which can be A, B, C and D. However, the actual available bits for each I/O Port may be different.

#### LVPUC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	LVPU
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 LVPU: Pull-high resistor selection when low voltage power supply

0: All pin pull-high resistors are  $60k\Omega$  @ 3V

1: All pin pull-high resistors are  $15k\Omega$  @ 3V

This bit is used to select the pull-high resistor value for low voltage power supply applications. The LVPU bit is only available when the corresponding pin pull-high function is enabled by setting the relevant pull-high control bit high. This bit will have no effect when the pull-high function is disabled.

#### Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

### PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

Bit 7, 4~0 PAWU7, PAWU4~PAWU0: Port A pin wake-up function control

0: Disable 1: Enable

Bit 6~5 Unimplemented, read as "0"



## I/O Port Control Registers

Each I/O Port has its own control register which controls the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

#### PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" is the Port name which can be A, B, C and D. However, the actual available bits for each I/O Port may be different.

## I/O Port Source Current Selection

The device supports different output source current driving capability for each I/O port. With the selection register, SLEDCn, specific I/O port can support four levels of the source current driving capability. These source current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output source current for different applications.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
SLEDC1	_	_	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10

I/O Port Source Current Selection Register List

## SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **SLEDC07~SLEDC06**: PB7~PB4 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

Bit 5~4 SLEDC05~SLEDC04: PB3~PB0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

Rev. 1.00 82 April 07, 2021



Bit 3~2 **SLEDC03~SLEDC02**: PA7 and PA4 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

Bit 1~0 **SLEDC01~SLEDC00**: PA3~PA0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

#### SLEDC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 SLEDC15~SLEDC14: PD3~PD0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

Bit 3~2 **SLEDC13~SLEDC12**: PC7~PC4 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

Bit 1~0 **SLEDC11~SLEDC10**: PC3~PC0 source current selection

00: Source current=Level 0 (Min.)

01: Source current=Level 1

10: Source current=Level 2

11: Source current=Level 3 (Max.)

## I/O Port Sink Current Selection

The device supports different output sink current driving capability for PA, PC and PD ports. With the selection register, PxNS, specific I/O port can support two levels of the sink current driving capability. These sink current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output sink current for different applications.

Register	er Bit								
Name	7	6	5	4	3	2	1	0	
PANS	PANS7	_	_	PANS4	PANS3	PANS2	PANS1	PANS0	
PCNS	PCNS7	PCNS6	PCNS5	PCNS4	PCNS3	PCNS2	PCNS1	PCNS0	
PDNS	_	_	_	_	PDNS3	PDNS2	PDNS1	PDNS0	

I/O Port Sink Current Selection Register List



## • PANS Register

Bit	7	6	5	4	3	2	1	0
Name	PANS7	_	_	PANS4	PANS3	PANS2	PANS1	PANS0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

Bit 7 PANS7: PA7 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)

1: Sink current=Level 1 (Max.)

Bit 6~5 Unimplemented, read as "0"

Bit 4 PANS4: PA4 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 3 PANS3: PA3 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 2 PANS2: PA2 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 1 PANS1: PA1 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 0 **PANS0**: PA0 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

### PCNS Register

Bit	7	6	5	4	3	2	1	0
Name	PCNS7	PCNS6	PCNS5	PCNS4	PCNS3	PCNS2	PCNS1	PCNS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 PCNS7: PC7 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)

1: Sink current=Level 1 (Max.)

Bit 6 **PCNS6**: PC6 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 5 **PCNS5**: PC5 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 4 PCNS4: PC4 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 3 PCNS3: PC3 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 2 **PCNS2**: PC2 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 1 PCNS1: PC1 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)



Bit 0 **PCNS0**: PC0 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

## • PDNS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PDNS3	PDNS2	PDNS1	PDNS0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

PDNS3: PD3 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 2 PDNS2: PD2 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 1 PDNS1: PD1 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

Bit 0 PDNS0: PD0 sink current selection (NMOS adjust)

0: Sink current=Level 0 (Min.)
1: Sink current=Level 1 (Max.)

#### **Pin-shared Function**

Bit 3

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" output function Selection register "n", labeled as PxSn, and Input Function Selection register "i", labeled as IFSi, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for digital input pins, such as INT, xTCKn, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.



Register				E	Bit			
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	_	_	_	_	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
IFS0	SCSBPS1	SCSBPS0	SDIPS1	SDIPS0	SCKPS1	SCKPS0	RXPS1	RXPS0
IFS1	_	_	_	_	PTCK0PS1	PTCK0PS0	D1	D0

#### **Pin-shared Function Selection Register List**

#### PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-Shared function selection

00: PA3 01: SDI/SDA 10: RX/TX 11: VREFI

Bit 5~4 PAS05~PAS04: PA2 Pin-Shared function selection

00: <u>PA2</u> 01: <u>SCS</u> 10: PA2 11: PA2

Bit 3~2 **PAS03~PAS02**: PA1 Pin-Shared function selection

00: PA1 01: SDI/SDA 10: TX 11: KEY20

Bit 1~0 PAS01~PAS00: PA0 Pin-Shared function selection

00: PA0/PTCK0 01: SDO 10: PA0/PTCK0 11: PA0/PTCK0

## • PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	_	_	_	_	PAS11	PAS10
R/W	R/W	R/W	_	_	_	_	R/W	R/W
POR	0	0	_	_	_	_	0	0

Bit 7~6 PAS17~PAS16: PA7 Pin-Shared function selection

00: PA7 01: SCK/SCL 10: TX 11: PA7

Bit 5~2 Unimplemented, read as "0"



Bit 1~0 PAS11~PAS10: PA4 Pin-Shared function selection

00: PA4/INT/CTCK

01: SCK/SCL

10: RX/TX

11: KEY19

## • PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS07~PBS06**: PB3 Pin-Shared function selection

00: PB3

01: KEY4

10: PB3

11: PB3

Bit 5~4 **PBS05~PBS04**: PB2 Pin-Shared function selection

00: PB2

01: KEY3

10: PB2

11: PB2

Bit 3~2 **PBS03~PBS02**: PB1 Pin-Shared function selection

00: PB1

01: KEY2

10: PB1

11: PB1

Bit 1~0 **PBS01~PBS00**: PB0 Pin-Shared function selection

00: PB0

01: KEY1

10: PB0

11 DD0

11: PB0

### • PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS17~PBS16**: PB7 Pin-Shared function selection

00: PB7

01: PB7

10: KEY8

11: PB7

Bit 5~4 PBS15~PBS14: PB6 Pin-Shared function selection

00: PB6

01: PTP1

10: KEY7

11: PB6

Bit 3~2 **PBS13~PBS12**: PB5 Pin-Shared function selection

00: PB5/PTCK1

01: PB5/PTCK1

10: KEY6

11: PB5/PTCK1



Bit 1~0 **PBS11~PBS10**: PB4 Pin-Shared function selection

00: PB4 01: KEY5 10: PB4 11: PB4

## PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS07~PCS06: PC3 Pin-Shared function selection

00: PC3 01: KEY14 10: AN3 11: PC3

Bit 5~4 PCS05~PCS04: PC2 Pin-Shared function selection

00: PC2/PTCK0 01: KEY13 10: AN2 11: PC2/PTCK0

Bit 3~2 PCS03~PCS02: PC1 Pin-Shared function selection

00: PC1 01: KEY12 10: AN1 11: PC1

Bit 1~0 PCS01~PCS00: PC0 Pin-Shared function selection

00: PC0 01: KEY11 10: AN0 11: VREF

### PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS17~PCS16: PC7 Pin-Shared function selection

00: PC7 01: CTP 10: KEY18 11: AN7

Bit 5~4 PCS15~PCS14: PC6 Pin-Shared function selection

00: PC6 01: PTP0 10: KEY17 11: AN6

Bit 3~2 PCS13~PCS12: PC5 Pin-Shared function selection

00: PC5 01: SDO 10: KEY16 11: AN5



Bit 1~0 PCS11~PCS10: PC4 Pin-Shared function selection

00: <u>PC4</u> 01: <u>SCS</u> 10: KEY15 11: AN4

## • PDS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PDS07~PDS06**: PD3 Pin-Shared function selection

00: PD3 01: PD3 10: KEY10 11: PD3

Bit 5~4 **PDS05~PDS04**: PD2 Pin-Shared function selection

00: PD2 01: PTP1B 10: KEY9 11: PD2

Bit 3~2 **PDS03~PDS02**: PD1 Pin-Shared function selection

00: PD1 01: CTPB 10: TX 11: XT2

Bit 1~0 **PDS01~PDS00**: PD0 Pin-Shared function selection

00: PD0 01: PTP0B 10: RX/TX 11: XT1

#### IFS0 Register

Bit	7	6	5	4	3	2	1	0
Name	SCSBPS1	SCSBPS0	SDIPS1	SDIPS0	SCKPS1	SCKPS0	RXPS1	RXPS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SCSBPS1~SCSBPS0: SCS input source pin selection

00: PA2 01: PC4 10: PA2 11: PA2

Bit 5~4 **SDIPS1~SDIPS0**: SDI/SDA input source pin selection

00: PA3 01: PA1 10: PA3 11: PA3

Bit 3~2 SCKPS1~SCKPS0: SCK/SCL input source pin selection

00: PA7 01: PA4 10: PA7 11: PA7



Bit 1~0 **RXPS1~RXPS0**: RX/TX input source pin selection

00: PA3 01: PD0 10: PA4 11: PA3

## • IFS1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PTCK0PS1	PTCK0PS0	D1	D0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"


## Bit 3~2 PTCK0PS1~PTCK0PS0: PTCK0 input source pin selection

00: PA0 01: PC2 10: PA0 11: PA0

Bit 1~0 **D1~D0**: Reserved, must be fixed at "00"

## I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



**Logic Function Input/Output Structure** 

Rev. 1.00 90 April 07, 2021



## **Programming Considerations**

Within the user program, one of the things first to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will be defaulted to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

## **Timer Modules - TM**

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact and Periodic TM sections.

#### Introduction

The device contains three TMs and each individual TM can be categorised as a certain type, namely Compact Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Function	СТМ	PTM
Timer/Counter	√	√
Compare Match Output	√	√
PWM Output	√	√
Single Pulse Output	_	√
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

**TM Function Summary** 



## **TM Operation**

The different types of TMs offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

#### **TM Clock Source**

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the  $xTnCK2\sim xTnCK0$  bits in the xTMn control registers, where "x" stands for C or P type TM and "n" stands for the specific TM serial number. For the CTM there is no serial number "n" in the relevant pins, registers and control bits since there is only one CTM in the device. The clock source can be a ratio of the system clock,  $f_{SYS}$ , or the internal high clock,  $f_{H}$ , the  $f_{SUB}$  clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.

### TM Interrupts

The Compact or Periodic type TM each has two internal interrupts, one for each of the internal comparator A or comparator P, which generates a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.

#### **TM External Pins**

Each of the TMs, irrespective of what type, has one input pin with the label xTCKn. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The PTCKn pin is also used as the external trigger input pin in single pulse output mode for the PTMn.

The TMs each have two output pins, xTPn and xTPnB. The xTPnB pin outputs the inverted signal of the xTPn. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTPn and xTPnB output pins are also the pins where the xTMn generates the PWM output waveform.


As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be configured using the relevant pin-shared function selection bits. The details of the pin-shared function selection are described in the pin-shared function section.

	СТМ	PTM0		PTM1	
Input	Output	it Input Output		Input	Output
CTCK	CTCK CTP, CTPB PTCK0		PTP0, PTP0B	PTCK1	PTP1, PTP1B


**TM External Pins** 

Rev. 1.00 92 April 07, 2021





**CTM Function Pin Block Diagram** 




PTMn Function Pin Block Diagram (n=0~1)

## **Programming Considerations**

The TM Counter Registers and the Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMnAL and PTMnRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.



Rev. 1.00 93 April 07, 2021




The following steps show the read and write procedures:

- · Writing Data to CCRA or CCRP
  - Step 1. Write data to Low Byte xTMnAL or PTMnRPL
    - Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMnAH or PTMnRPH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and CCRA or CCRP
  - Step 1. Read data from the High Byte xTMnDH, xTMnAH or PTMnRPH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte xTMnDL, xTMnAL or PTMnRPL
    - This step reads data from the 8-bit buffer.

# Compact Type TM - CTM

Although the simplest form of the TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can be controlled with an external input pin and can drive two external output pins.



Note: 1. As the CTM external pins are pin-shared with other functions, the relevant pin-shared control bits should be properly configured before using these pins.

2. The CTPB is the inverted signal of the CTP.

#### 10-bit Compact Type TM Block Diagram

### **Compact Type TM Operation**

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 3-bit wide whose value is compared with the highest three bits in the counter while the CCRA is 10-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators.

Rev. 1.00 94 April 07, 2021



When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pins. All operating setup conditions are selected using relevant internal registers.

### **Compact Type TM Register Description**

Overall operation of the Compact Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
CTMC0	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0	
CTMC1	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR	
CTMDL	D7	D6	D5	D4	D3	D2	D1	D0	
CTMDH	_	_	_	_	_	_	D9	D8	
CTMAL	D7	D6	D5	D4	D3	D2	D1	D0	
СТМАН	_	_	_	_	_	_	D9	D8	

10-bit Compact TM Register List

### CTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

#### Bit 7 CTPAU: CTM Counter Pause Control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

#### Bit 6~4 CTCK2~CTCK0: Select CTM Counter clock

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{SUB} \\ 101: \, f_{SUB} \end{array}$ 

110: CTCK rising edge clock111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the "Operating Modes and System Clocks" section.

Bit 3 CTON: CTM Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit disables the CTM. Clearing this bit to zero will



stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

Bit 2~0 CTRP2~CTRP0: CTM CCRP 3-bit register, compared with the CTM Counter bit 9~ bit 7 Comparator P Match Period

000: 1024 CTM clocks 001: 128 CTM clocks 010: 256 CTM clocks 011: 384 CTM clocks 100: 512 CTM clocks 101: 640 CTM clocks 110: 768 CTM clocks 111: 896 CTM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

#### CTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

# Bit 7~6 CTM1~CTM0: Select CTM Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

## Bit 5~4 CTIO1~CTIO0: Select CTM external pin function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM Output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which

Rev. 1.00 96 April 07, 2021



mode the CTM is running.

In the Compare Match Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be setup using the CTOC bit in the CTMC1 register. Note that the output level requested by the CTIO1 and CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when The CTM is running.

### Bit 3 CTOC: CTP Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

## Bit 2 CTPOL: CTP Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTP output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

## Bit 1 CTDPX: CTM PWM period/duty Control

0: CCRP - period, CCRA - duty

1: CCRP - duty; CCRA - period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

### Bit 0 CTCCLR: Select CTM Counter clear condition

0: CTM Comparatror P match

1: CTM Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.



### CTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTM Counter Low Byte Register bit  $7 \sim$  bit 0 CTM 10-bit Counter bit  $7 \sim$  bit 0

#### CTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: CTM Counter High Byte Register bit  $1\sim$  bit 0

CTM 10-bit Counter bit 9 ~ bit 8

### CTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTM CCRA Low Byte Register bit 7 ~ bit 0 CTM 10-bit CCRA bit 7 ~ bit 0

### CTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9~D8**: CTM CCRA High Byte Register bit  $1\sim bit\ 0$ 

CTM 10-bit CCRA bit 9 ~ bit 8

## **Compact Type TM Operating Modes**

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.

## **Compare Match Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.


If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare

Rev. 1.00 98 April 07, 2021



match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.




Compare Match Output Mode - CTCCLR=0

Note: 1. With CTCCLR=0, a Comparator P match will clear the counter

- 2. The CTM output pin is controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON bit rising edge





Compare Match Output Mode - CTCCLR=1

Note: 1. With CTCCLR=1, a Comparator A match will clear the counter

- 2. The CTM output pin is controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON bit rising edge
- 4. The CTMPF flags is not generated when CTCCLR=1

Rev. 1.00 April 07, 2021



#### **Timer/Counter Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 10 respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit in the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=0

CCRP	1~7	0			
Period	CCRP×128	1024			
Duty	CCRA				

If f<sub>SYS</sub>=16MHz, CTM clock source is f<sub>SYS</sub>/4, CCRP=4 and CCRA=128,

The CTM PWM output frequency= $(f_{SYS}/4)/(4\times128)=f_{SYS}/2048=8kHz$ , duty= $128/(4\times128)=25\%$ .

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


### • 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=1

CCRP	1~7	0			
Period	CCRA				
Duty	CCRP×128	1024			

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.00 101 April 07, 2021






PWM Output Mode – CTDPX=0

Note: 1. Here CTDPX=0 – Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation

Rev. 1.00 102 April 07, 2021





PWM Output Mode - CTDPX=1


Note: 1. Here CTDPX=1 - Counter cleared by CCRA

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation



# Periodic Type TM - PTM

The Periodic Type TMs contain four operating modes, which are Compare Match Output, Timer/Event Counter, Single Pulse Output and PWM Output modes. The Periodic TMs can also be controlled with one external input pin and can drive two external output pins.



Note: 1. As the PTMn external pins are pin-shared with other functions, the relevant pin-shared control bits should be properly configured before using these pins.

2. The PTPnB is the inverted signal of the PTPn.

10-bit Periodic Type TM Block Diagram (n=0~1)

### **Periodic Type TM Operation**

The size of Periodic TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is respectively compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

## **Periodic Type TM Register Description**

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP values. The remaining two registers are control registers which set the different operating and control modes.

Rev. 1.00 104 April 07, 2021



Register		Bit										
Name	7	6	5	4	3	2	1	0				
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_				
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	D1	PTnCCLR				
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0				
PTMnDH	_	_	_	_	_	_	D9	D8				
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0				
PTMnAH	_	_	_	_	_	_	D9	D8				
PTMnRPL	D7	D6	D5	D4	D3	D2	D1	D0				
PTMnRPH	_	_	_	_	_	_	D9	D8				

10-bit Periodic TM Register List (n=0~1)

## PTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 **PTnPAU**: PTMn counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

## Bit 6~4 **PTnCK2~PTnCK0**: PTMn counter clock selection

000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub> 010: f<sub>H</sub>/16 011: f<sub>H</sub>/64 100: f<sub>SUB</sub> 101: f<sub>SUB</sub>

110: PTCKn rising edge clock111: PTCKn falling edge clock

These three bits are used to select the clock source for the PTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

## Bit 3 **PTnON**: PTMn counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run while clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the PTMn is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTMn output pin will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



### • PTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	D1	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTnM1~PTnM0**: PTMn operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits set the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin state is undefined.

Bit 5~4 **PTnIO1~PTnIO0**: PTMn external pin function selection

Compare Match Output Mode

00: No change

01: Output low 10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Timer/Counter Mode

Unused

These two bits are used to determine how the PTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output pin can be set to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output pin should be set using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output pin when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a certain compare match condition occurs. The PTMn output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits after the PTMn has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.

Rev. 1.00 106 April 07, 2021



Bit 3 **PTnOC**: PTMn PTPn output control

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the PTPn output pin. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output pin when the PTnON bit changes from low to high.

Bit 2 **PTnPOL**: PTMn PTPn output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the PTPn output pin. When the bit is set high the PTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.

Bit 1 **D1**: Reserved, must be fixed at "0"

Bit 0 **PTnCCLR**: PTMn counter clear condition selection

0: Comparator P match1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Output or Single Pulse Output Mode.

#### PTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  **D7\simD0**: PTMn Counter Low Byte Register bit  $7\sim$  bit 0 PTMn 10-bit Counter bit  $7\sim$  bit 0

### PTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: PTMn Counter High Byte Register bit  $1\sim$  bit 0

PTMn 10-bit Counter bit 9 ~ bit 8



## • PTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRA Low Byte Register bit  $7 \sim$  bit 0 PTMn 10-bit CCRA bit  $7 \sim$  bit 0

## • PTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: PTMn CCRA High Byte Register bit  $1\sim$  bit 0

PTMn 10-bit CCRA bit  $9 \sim bit 8$ 

## • PTMnRPL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  **D7\simD0**: PTMn CCRP Low Byte Register bit  $7\sim$  bit 0 PTMn 10-bit CCRP bit  $7\sim$  bit 0

## • PTMnRPH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRP High Byte Register bit  $1 \sim$  bit  $0 \sim$ 

PTMn 10-bit CCRP bit 9 ~ bit 8

Rev. 1.00 108 April 07, 2021



# **Periodic Type TM Operation Modes**

The Periodic Type TM can operate in one of four operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.


#### **Compare Match Output Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be cleared to zero. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTMn output pin will change state. The PTMn output pin condition however only changes state when a PTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output pin. The way in which the PTMn output pin changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output pin can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output pin, which is set after the PTnON bit changes from low to high, is set using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no pin change will take place.






Compare Match Output Mode - PTnCCLR=0 (n=0~1)

Note: 1. With PTnCCLR=0, a Comparator P match will clear the counter

- 2. The PTMn output pin is controlled only by the PTMnAF flag
- 3. The output pin is reset to its initial state by a PTnON bit rising edge

Rev. 1.00 110 April 07, 2021





Compare Match Output Mode - PTnCCLR=1 (n=0~1)

Note: 1. With PTnCCLR=1, a Comparator A match will clear the counter

- 2. The PTM output pin is controlled only by the PTMnAF flag
- 3. The output pin is reset to its initial state by a PTnON bit rising edge
- 4. A PTMnPF flag is not generated when PTnCCLR=1



#### **Timer/Counter Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTMn output pins are not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

#### **PWM Output Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to "10" respectively and also the PTnIO1 and PTnIO0 bits should be set to "10" respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output pin to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.

### • 10-bit PTMn, PWM Output Mode, Edge-aligned Mode

CCRP	1~1023	0		
Period	1~1023	1024		
Duty	CCRA			


If f<sub>SYS</sub>=16MHz, PTMn clock source select f<sub>SYS</sub>/4, CCRP=512 and CCRA=128,

The PTMn PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=8kHz$ , duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

Rev. 1.00 112 April 07, 2021





Note: 1. The counter is cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01
- 4. The PTnCCLR bit has no influence on PWM operation




#### **Single Pulse Output Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to "10" respectively and also the PTnIO1 and PTnIO0 bits should be set to "11" respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output pin.

The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTnON bit can also be made to automatically change from low to high using the external PTCKn pin, which will in turn initiate the Single Pulse output. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.


However a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTnCCLR is not used in this mode.



Single Pulse Generation (n=0~1)

Rev. 1.00 114 April 07, 2021





Single Pulse Output Mode (n=0~1)

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the PTCKn pin or by setting the PTnON bit high
- 4. A PTCKn pin active edge will automatically set the PTnON bit high
- 5. In the Single Pulse Output Mode, PTnIO[1:0] must be set to "11" and cannot be changed

Rev. 1.00 115 April 07, 2021



# **Analog to Digital Converter**


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Converter Overview

The device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals, or the internal analog signals, such as an internal voltage sourced from the positive power supply, and convert these signals directly into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS3~SAINS0 bits together with the SACS3~SACS0 bits. Note that when the internal analog signal is selected to be converted using the SAINS field, the external channel analog input will automatically be switched off. More detailed information about the A/D input signal selection is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Signals	A/D Channel Selection Bits
8: AN0~AN7	$V_{DD}, V_{DD}/2, V_{DD}/4, V_{R}, V_{R}/2, V_{R}/4, V_{SS}$	SAINS3~SAINS0 SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter together with its associated registers.



Rev. 1.00 116 April 07, 2021



# A/D Converter Register Description

Overall operation of the A/D converter is controlled using six registers. A read only register pair exists to store the A/D Converter data 12-bit value. Three registers, SADC0, SADC1 and SADC2, are the control registers which setup the operating conditions and control function of the A/D converter. The VBGRC register contains the VBGREN bit to control the bandgap reference voltage.

Register				E	Bit			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	_	_	_	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS3	SAINS2	SAINS1	SAINS0	_	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN	_	_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
VBGRC	_	_	_	_	_	_	_	VBGREN

A/D Converter Register List

#### A/D Converter Data Registers - SADOL, SADOH

As the internal A/D converter provides a 12-bit digital conversion value, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register, as shown in the accompanying table. D0~D11 are the conversion result data bits. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

ADRFS	SADOH					SADOL										
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

# A/D Converter Control Registers – SADC0, SADC1, SADC2

To control the function and operation of the A/D converter, three control registers known as SADC0, SADC1 and SADC2 are provided. These 8-bit registers define functions such as the selection of which analog signal is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS field in the SADC1 register and SACS field in the SADC0 register are used to determine which analog signal derived from the external or internal signals will be connected to the A/D converter. The A/D converter also contains a programmable gain amplifier, PGA, to generate the A/D converter internal reference voltage. The overall operation of the PGA is controlled using the SADC2 register.

Rev. 1.00 117 April 07, 2021



The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

#### SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D Conversion

 $0 \rightarrow 1 \rightarrow 0$ : Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D Converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D Converter function enable control

0: Disable 1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be unchanged.

Bit 4 ADRFS: A/D conversion data format select

0: A/D converter data format → SADOH=D [11:4]; SADOL=D [3:0]

1: A/D converter data format → SADOH=D [11:8]; SADOL=D [7:0]

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog channel input selection

0000: AN0 0001: AN1 0010: AN2 0011: AN3 0100: AN4 0101: AN5 0110: AN6 0111: AN7

1000~1111: Undefined, input floating

Rev. 1.00 118 April 07, 2021



### SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS3	SAINS2	SAINS1	SAINS0	_	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	0	0	0	0	_	0	0	0

Bit 7~4 SAINS0: A/D converter input signal selection

0000: External source – External analog channel intput, ANn

0001: Internal source – Positive power supply, V<sub>DD</sub>

0010: Internal source – Positive power supply divided by 2,  $V_{\rm DD}/2$  0011: Internal source – Positive power supply divided by 4,  $V_{\rm DD}/4$ 

0100: External source - External analog channel intput, ANn

0101: Internal source – Internal A/D converter PGA output voltage  $V_{\text{R}}$ 

0110: Internal source – Internal A/D converter PGA output voltage divided by 2,  $V_B/2$ 

0111: Internal source – Internal A/D converter PGA output voltage divided by 4,  $V_{\mathbb{R}}/4$ 

10xx: Internal source – Connected to ground,  $V_{SS}$ 

11xx: External source – External analog channel intput, ANn

When the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

Bit 3 Unimplemented, read as "0"

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: f<sub>SYS</sub> 001: f<sub>SYS</sub>/2 010: f<sub>SYS</sub>/4 011: f<sub>SYS</sub>/8 100: f<sub>SYS</sub>/16 101: f<sub>SYS</sub>/32 110: f<sub>SYS</sub>/64 111: f<sub>SYS</sub>/128

#### SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	_	_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

Bit 7 ADPGAEN: A/D converter PGA enable/disable control

0: Disable 1: Enable

This bit is used to control the A/D converter internal PGA function. When the PGA output voltage is selected as A/D input or A/D reference voltage, the PGA needs to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing the ADPGAEN bit to zero to conserve power.

Bit 6~5 Unimplemented, read as "0"

Bit 4 **PGAIS**: PGA input voltage selection

0: From VREFI pin

1: From internal reference voltage V<sub>BGREF</sub>

When the internal independent reference voltage  $V_{BGREF}$  is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. When this bit is set high to select  $V_{BGREF}$  as PGA input, the internal bandgap reference  $V_{BGREF}$  should be enabled by setting the VBGREN bit in the VBGRC register to "1".



Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: Positive power supply,  $V_{DD}$ 

01: External VREF pin

1x: Internal PGA output voltage, V<sub>R</sub>

These bits are used to select the A/D converter reference voltage source. When the internal reference voltage source is selected, the reference voltage derived from the external VREF pin will automatically be switched off.

Bit 1~0 PGAGS1~PGAGS0: PGA gain selection

00: Gain=1

01: Gain=1.667 -  $V_R$ =2V as  $V_{RI}$ =1.2V

10: Gain= $2.5 - V_R = 3V$  as  $V_{RI} = 1.2V$ 

11: Gain= $3.333 - V_R$ =4V as  $V_{RI}$ =1.2V

These bits are used to select the PGA gain. Note that here the gain is guaranteed only when the PGA input voltage is equal to 1.2V.

### VBGRC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	VBGREN
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 VBGREN: Bandgap reference voltage control

0: Disable 1: Enable

This bit is used to enable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the V<sub>BGREF</sub> voltage is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

### A/D Converter Reference Voltage

The reference voltage supply to the A/D Converter can be supplied from the positive power supply,  $V_{DD}$ , an external reference source supplied on VREF pin or an internal reference voltage  $V_R$  determined by the SAVRS1~SAVRS0 bits in the SADC2 register. The internal reference voltage is amplified through a programmable gain amplifier, PGA, which is controlled by the ADPGAEN bit in the SADC2 register. The PGA gain can be equal to 1, 1.667, 2.5 or 3.333 and selected using the PGAGS1~PGAGS0 bits in the SADC2 register. The PGA input can come from the external reference input pin, VREFI, or an internal Bandgap reference voltage,  $V_{BGREF}$ , selected by the PGAIS bit in the SADC2 register. As the VREFI and VREF pin both are pin-shared with other functions, when the VREFI or VREF pin is selected as the reference voltage pin, the VREFI or VREF pin-shared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference input from the VREFI or VREF pin will automatically be switched off by hardware.

Note that the internal Bandgap reference circuit should first be enabled before the  $V_{\text{BGREF}}$  is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

# A/D Converter Input Signals

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function selection bits in the pin-shared function selection registers, determine whether the external input pins are setup as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is setup to be an A/D converter analog

Rev. 1.00 120 April 07, 2021



channel input, the original pin function will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the relevant A/D input function selection bits enable an A/D input, the status of the port control register will be overridden.

As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS3~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the external channel input or internal analog signal. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. If the SAINS3~SAINS0 bits are set to "0000", the external channel input will be selected to be converted and the SACS3~SACS0 bits can determine which external channel is selected.

When the SAINS field is set to the value of "0x01", "0x10", "0x11" or "10xx", the internal analog signal will be selected. If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

SAINS[3:0]	SACS[3:0]	Input Signals	Description			
0000, 0100,	0000~0111	AN0~AN7	External channel analog input ANn			
11xx	11xx 1000~1111 —		Floating, no external channel is selected			
0001	XXXX	$V_{DD}$	Positive power supply			
0010	XXXX	V <sub>DD</sub> /2	Positive power supply divided by 2			
0011	XXXX	V <sub>DD</sub> /4	Positive power supply divided by 4			
0101	XXXX	V <sub>R</sub>	Internal A/D converter PGA output voltage			
0110	XXXX	V <sub>R</sub> /2	Internal A/D converter PGA output voltage divided by 2			
0111	XXXX	V <sub>R</sub> /4	Internal A/D converter PGA output voltage divided by 4			
10xx	XXXX	Vss	Connected to ground			

A/D Converter Input Signal Selection

### A/D Conversion Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ bit will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the associated interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f<sub>SYS</sub>, can be chosen to be either f<sub>SYS</sub> or a subdivided version of f<sub>SYS</sub>. The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f<sub>SYS</sub> and by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period,

Rev. 1.00 121 April 07, 2021



t<sub>ADCK</sub>, is from 0.5μs to 10μs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period, which may result in inaccurate A/D conversion values. Refer to the following table for examples, special care must be taken to values marked with an asterisk \*, as these values may be beyond the specified A/D Clock Period range.

		A/D Clock Period (t <sub>ADCK</sub> )								
f <sub>sys</sub>	SACKS[2:0] =000 (f <sub>SYS</sub> )	SACKS[2:0] =001 (f <sub>SYS</sub> /2)	SACKS[2:0] =010 (f <sub>SYS</sub> /4)	SACKS[2:0] =011 (f <sub>sys</sub> /8)	SACKS[2:0] =100 (f <sub>SYS</sub> /16)	SACKS[2:0] =101 (f <sub>SYS</sub> /32)	SACKS[2:0] =110 (f <sub>sys</sub> /64)	SACKS[2:0] =111 (fsys/128)		
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *		
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *		
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *		
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *		
12MHz	83ns *	167ns *	333ns *	667ns	1.33µs	2.67µs	5.33µs	10.67µs *		
16MHz	62.5ns *	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs		

#### A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

# **Conversion Rate and Timing Diagram**


A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as  $t_{ADS}$  takes 4 A/D clock cycles and the data conversion takes 12 A/D clock cycles. Therefore a total of 16 A/D clock cycles for an analog signal A/D conversion which is defined as  $t_{ADC}$  are necessary.

# Maximum single A/D conversion rate=A/D clock period / 16

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is  $16~t_{ADCK}$  clock cycles where  $t_{ADCK}$  is equal to the A/D clock period.

Rev. 1.00 122 April 07, 2021





A/D Conversion Timing - External Channel Input

# Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
   Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.
- Step 2
   Enable the A/D converter by setting the ADCEN bit in the SADC0 register to "1".
- Step 3
  Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS3~SAINS0 bits in the SADC1 register.
  Selecting the external channel input to be converted, go to Step 4.
  Selecting the internal analog signal to be converted, go to Step 5.
- Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS3~SAINS0 bits, the corresponding pin should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS3~SACS0 bits. After this step, go to Step 6.

• Step 5

Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS3~SAINS0 bits, the corresponding external input pin must be switched to a non-existed channel input by setting the SACS3~SACS0 bits with a value from 1000 to 1111. The desired internal analog signal then can be selected by configuring the SAINS3~SAINS0 bits. After this step, go to Step 6.

- Step 6
   Select the A/D converter output data format by configuring the ADRFS bit.
- Step 7

Select the A/D converter reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register.

Select the PGA input signal and the desired PGA gain if the PGA output voltage, V<sub>R</sub>, is selected as the A/D converter reference voltage.



- Step 8
  - If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.
- Step 9
   The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.
- Step 10
   If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

# **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADCEN low in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

#### A/D Transfer Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{REF}$ , this gives a single bit analog input value of reference voltage value divided by 4096.


$$1 LSB=V_{REF} / 4096$$

The A/D Converter input voltage value can be calculated using the following equation:

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{REF}$  level. Note that here the  $V_{REF}$  voltage is the actual A/D converter reference voltage determined by the SAVRS1~SAVRS0 bits.

Rev. 1.00 124 April 07, 2021





# Ideal A/D Transfer Function

# A/D Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

#### Example: using an ADBZ polling method to detect the end of conversion

```
clr ADE
                     ; disable ADC interrupt
mov a,03H
                    ; select f<sub>sys</sub>/8 as A/D clock and A/D input
mov SADC1,a
                    ; signal comes from external channel
mov a,00H
                     ; select V_{DD} as the A/D reference voltage source
mov SADC2,a
                     ; setup PCS0 to configure pin ANO
mov a,02H
mov PCSO,a
mov a,20H
                     ; enable A/D converter and select ANO as
                      ; the A/D external channel input
mov SADCO, a
start conversion:
clr START
                      ; high pulse on start bit to initiate conversion
set START
                      ; reset A/D
clr START
                      ; start A/D
polling EOC:
sz ADBZ
                      ; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp polling EOC
                      ; continue polling
mov a, SADOL
                     ; read low byte conversion result value
mov SADOL_buffer,a
                   ; save result to user defined register
mov a, SADOH
                    ; read high byte conversion result value
mov SADOH buffer,a
                   ; save result to user defined register
jmp start conversion ; start next A/D conversion
```



### Example: using the interrupt method to detect the end of conversion

```
clr ADE
                        ; disable ADC interrupt
                      ; select f_{\text{SYS}}/8 as A/D clock and A/D input ; signal comes from external channel
mov a,03H
mov SADC1,a
mov a,00H
                        ; select \textbf{V}_{\texttt{DD}} as the A/D reference voltage source
mov SADC2,a
mov a,02h
                         ; setup PCSO to configure pin ANO
mov PCS0,a
mov a,20H ; enable A/D converter and select ANO as mov SADCO,a ; the A/D external channel input
Start conversion:
clr START
                        ; high pulse on START bit to initiate conversion
                       ; reset A/D
set START
clr START
                        ; start A/D
clr ADF
                        ; clear ADC interrupt request flag
                        ; enable ADC interrupt
set ADE
                        ; enable global interrupt
set EMI
ADC_ISR: ; ADC interrupt service routine mov acc_stack,a ; save ACC to user defined memory
mov a,STATUS
mov status stack,a ; save STATUS to user defined memory
mov a,SADOL
                        ; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```

Rev. 1.00 126 April 07, 2021



# **Touch Key Function**

The device provides multiple touch key functions. The touch key function is fully integrated and requires no external components, allowing touch key functions to be implemented by the simple manipulation of internal registers.

# **Touch Key Structure**

The touch keys are pin-shared with the I/O pins, with the desired function chosen via the corresponding selection register bits. Keys are organised into several groups, with each group known as a module and having a module number, M0 to M4. Each module is a fully independent set of four Touch Keys and each Touch Key has its own oscillator. Each module contains its own control logic circuits and register set. Examination of the register names will reveal the module number it is referring to.

Total Key Number	Touch Key	y Module	Shared I/O Pin
		M0	KEY1~KEY4
20	Mn (n=0~4)	M1	KEY5~KEY8
		M2	KEY9~KEY12
		M3	KEY13~KEY16
		M4	KEY17~KEY20

**Touch Key Structure** 

# **Touch Key Register Definition**

Each touch key module, which contains four touch key functions, has its own suite registers. The following table shows the register set for the touch key module. The Mn within the register name refers to the Touch Key module number. The device has five Touch Key Modules.

Register Name	Description
TKTMR	Touch key time slot 8-bit counter preload register
TKC0	Touch key function control register 0
TKC1	Touch key function control register 1
TK16DL	Touch key function 16-bit counter low byte
TK16DH	Touch key function 16-bit counter high byte
TKMn16DL	Touch key module n 16-bit C/F counter low byte
TKMn16DH	Touch key module n 16-bit C/F counter high byte
TKMnROL	Touch key module n reference oscillator capacitor selection low byte
TKMnROH	Touch key module n reference oscillator capacitor selection high byte
TKMnC0	Touch key module n control register 0
TKMnC1	Touch key module n control register 1
TKMnC2	Touch key module n control register 2

Touch Key Function Register Definition (n=0~4)

Register				Bi	t			
Name	7	6	5	4	3	2	1	0
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0
TKC0	TKRAMC	TKRCOV	TKST	TKCFOV	TK16OV	_	TKMOD	TKBUSY
TKC1	D7	D6	D5	TSCS	TK16S1	TK16S0	TKFS1	TKFS0
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8

Rev. 1.00 127 April 07, 2021



Register	Bit												
Name	7	6	5	4	3	2	1	0					
TKMn16DL	D7	D6	D5	D4	D3	D2	D1	D0					
TKMn16DH	D15	D14	D13	D12	D11	D10	D9	D8					
TKMnROL	D7	D6	D5	D4	D3	D2	D1	D0					
TKMnROH	_	_	_	_	_	_	D9	D8					
TKMnC0	_	_	MnDFEN	MnFILEN	MnSOFC	MnSOF2	MnSOF1	MnSOF0					
TKMnC1	MnTSS	_	MnROEN	MnKOEN	MnK4EN	MnK3EN	MnK2EN	MnK1EN					
TKMnC2	MnSK31	MnSK30	MnSK21	MnSK20	MnSK11	MnSK10	MnSK01	MnSK00					

Touch Key Function Register List (n=0~4)

### • TKTMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Touch key time slot 8-bit counter preload register

The touch key time slot counter preload register is used to determine the touch key time slot overflow time. The time slot unit period is obtained by a 5-bit counter and equal to 32 time slot clock cycles. Therefore, the time slot counter overflow time is equal to the following equation shown.

Time slot counter overflow time= $(256\text{-TKTMR}[7:0])\times32t_{TSC}$ , where  $t_{TSC}$  is the time slot counter clock period.

### TKC0 Register

Bit	7	6	5	4	3	2	1	0
Name	TKRAMC	TKRCOV	TKST	TKCFOV	TK16OV	_	TKMOD	TKBUSY
R/W	R/W	R/W	R/W	R/W	R/W	_	R/W	R
POR	0	0	0	0	0	_	0	0

Bit 7 TKRAMC: Touch key data memory access control

0: Accessed by MCU

1: Accessed by touch key module

This bit determines that the touch key data memory is used by the MCU or the touch key module. However, the touch key module will have the priority to access the touch key data memory when the touch key module operates in the auto scan mode, i.e., the TKST bit state is changed from 0 to 1 when the TKMOD bit is cleared to 0. After the touch key auto scan operation is completed, i.e., the TKBUSY bit state is changed from 1 to 0, the touch key data memory access will be controlled by the TKRAMC bit. Therefore, it is recommended to set the TKRAMC bit to 1 when the touch key module operates in the auto scan mode. Otherwise, the contents of the touch key data memory may be modified as this data memory space is configured by the touch key module followed by the MCU access. When the TKRAMC bit is set to 1, MCU reading the touch key data memory will obtain uncertain values as the touch key data memory is controlled by the touch key circuit.

Bit 6 TKRCOV: Touch key time slot counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit can be accessed by application program. When this bit is set by touch key time slot counter overflow, the corresponding touch key interrupt request flag will be set. However, if this bit is set by application program, the touch key interrupt request flag will not be affected. Therefore, this bit can not be set by application program but must

Rev. 1.00 128 April 07, 2021



be cleared to 0 by application program.

In the auto scan mode, if module 0 or all module time slot counter, selected by TSCS bit, overflows but the touch key auto scan operation is not completed, the TKRCOV bit will not be set. At this time, all module touch key module 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will be automatically cleared but the 8-bit time slot counter will be reloaded from the 8-bit time slot counter preload register. When the touch key auto scan operation is completed, the TKRCOV bit and the Touch Key Module Interrupt request flag, TKMF, will be set and all module keys and reference oscillators will automatically stop. All touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.

In the manual scan mode, if module 0 or all module time slot counter, selected by TSCS bit, overflows, the TKRCOV bit and the Touch Key Module Interrupt request flag, TKMF, will be set and all module keys and reference oscillators will automatically stop. All touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.

Bit 5 TKST: Touch key detection start control

0: Stopped or no operation

0→1: Start detection

In all modules, the touch key module 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.

Bit 4 **TKCFOV**: Touch key module 16-bit C/F counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set by touch key module 16-bit C/F counter overflow and must be cleared to 0 by application program.

Bit 3 **TK16OV**: Touch key function 16-bit counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set by touch key function 16-bit counter overflow and must be cleared to 0 by application program.

Bit 2 Unimplemented, read as "0"

Bit 1 **TKMOD**: Touch key scan mode selection

0: Auto scan mode

1: Manual mode

In the manual scan mode the reference oscillator capacitor value should be properly configured before the scan operation begins and the touch key module 16-bit C/F counter value should be read by application program after the scan operation finishes. In the auto scan mode the data movement which is described above is implemented by hardware. The individual reference oscillator capacitor value and 16-bit C/F counter content for all scanned keys will be read from and written into a dedicated Touch Key Data Memory area. In the auto scan mode the keys to be scanned can be arranged in a specific sequence which is determined by the MnSK3[1:0]~MnSK0[1:0] bits in the TKMnC2 register. The scan operation will not be stopped until all arranged keys are scanned.

Bit 0 **TKBUSY**: Touch key scan operation busy flag

0: Not busy - No scan operation is executed or scan operation is completed

1: Busy – Scan operation is executing

This bit indicates whether the touch key scan operation is executing or not. It is set to



1 when the TKST bit is set high to start the scan operation.

In the manual scan mode this bit is cleared to 0 automatically when module 0 or all module time slot counter, selected by TSCS bit, overflows. In the auto scan mode this bit is cleared to 0 automatically when the touch key scan operation is completed.

#### TKC1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	TSCS	TK16S1	TK16S0	TKFS1	TKFS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	1	1

Bit  $7 \sim 5$  D7 Data bits for test only

These bits are used for test purpose only and must be kept as "000" for normal operations.

Bit 4 TSCS: Touch Key modules time slot counter selection

0: Each module use its own time slot counter

1: All touch key modules use module 0 time slot counter

Bit 3~2 TK16S1~TK16S0: Touch key function 16-bit counter clock source selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/2 10: f<sub>SYS</sub>/4 11: f<sub>SYS</sub>/8

Bit 1~0 TKFS1~TKFS0: Touch key oscillator and Reference oscillator frequency selection

00: 1MHz 01: 3MHz 10: 7MHz 11: 11MHz

### • TK16DH/TK16DL - Touch Key Function 16-bit Counter Register Pair

Register				TK1	6DH							TK1	6DL			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key function 16-bit counter value. This 16-bit counter can be used to calibrate the reference or key oscillator frequency. When the touch key time slot counter overflows in the manual scan mode, this 16-bit counter will be stopped and the counter content will be unchanged. However, this 16-bit counter content will be cleared to zero at the end of the time slot 0, slot 1 and slot 2 but kept unchanged at the end of the time slot 3 in the auto scan mode. This register pair will be cleared to zero when the TKST bit is cleared to zero.

# • TKMn16DH/TKMn16DL - Touch Key Module n 16-bit C/F Counter Register Pair

Register		TKMn16DH										TKMr	116DL			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n 16-bit C/F counter value. This 16-bit C/F counter will be stopped and the counter content will be kept unchanged when the touch key time slot counter overflows in the manual scan mode. However, this 16-bit C/F counter content will be cleared to zero at the end of the time slot 0, slot 1 and slot 2 after it is written to the touch key data

Rev. 1.00 130 April 07, 2021



memory but kept unchanged at the end of the time slot 3 in the auto scan mode. This register pair will be cleared to zero when the TKST bit is cleared to zero.

# TKMnROH/TKMnROL – Touch Key Module n Reference Oscillator Capacitor Selection Register Pair

Register				TKM	nROH	l						TKMı	nROL			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	_	_	_	0	0	0	0	0	0	0	0	0	0

This register pair is used to setup the touch key module n reference oscillator capacitor value. This register pair will be loaded with the corresponding next time slot capacitor value from the dedicated touch key data memory at the end of the current time slot when the auto scan mode is selected.

The reference oscillator internal capacitor value=(TKMnRO[9:0]×50pF)/1024

#### TKMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	MnDFEN	MnFILEN	MnSOFC	MnSOF2	MnSOF1	MnSOF0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 MnDFEN: Touch key module n multi-frequency control

0: Disable 1: Enable

This bit is used to control the touch key oscillator frequency doubling function. When this bit is set to 1, the key oscillator frequency will be doubled.

Bit 4 MnFILEN: Touch key module n filter function control

0: Disable 1: Enable

Bit 3 MnSOFC: Touch key module n C/F oscillator frequency hopping function control

0: Controlled by the MnSOF2~MnSOF0 bits

1: Controlled by hardware circuit

This bit is used to select the touch key oscillator frequency hopping function control method. When this bit is set to 1, the key oscillator frequency hopping function is controlled by the hardware circuit regardless of the MnSOF2~MnSOF0 bits value.

Bit 2~0 MnSOF2~MnSOF0: Touch key module n Reference and Key oscillators hopping

frequency select 000: 1.020MHz 001: 1.040MHz 010: 1.059MHz 011: 1.074MHz 100: 1.085MHz 101: 1.099MHz 110: 1.111MHz

111: 1.125MHz

These bits are used to select the touch key oscillator frequency for the hopping function. Note that these bits are only available when the MnSOFC bit is cleared to 0. The frequencies mentioned here are only for the condition where the key and reference oscillator frequency is selected to be 1MHz, these values will be changed when the external or internal capacitor has different values. Users can adjust the key and reference oscillator frequency in scale when any other frequency is selected.



# • TKMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	MnTSS	_	MnROEN	MnKOEN	MnK4EN	MnK3EN	MnK2EN	MnK1EN
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	_	0	0	0	0	0	0

Bit 7 MnTSS: Touch key module n time slot counter clock source selection

0: Touch key module n reference oscillator

1: f<sub>SYS</sub>/4

Bit 6 Unimplemented, read as "0"

Bit 5 MnROEN: Touch key module n Reference oscillator enable control

0: Disable 1: Enable

In the manual scan mode, this bit is used to enable/disable the touch key module n reference oscillator. The module n reference oscillator should first be enabled by setting the MnROEN bit high before setting the TKST bit from low to high if the reference oscillator is selected to be used and will be automatically disabled when the TKBUSY bit is changed from high to low.

In the auto scan mode, this bit is controlled by hardware automatically. For the module 0, when the TKST bit changes from low to high, the M0ROEN bit will be set high automatically. For the other module n (n $\neq$ 0), if the condition that MnK4EN~MnK1EN  $\neq$  0000B, MnTSS=0 and TSCS=0 is satisfied, the MnROEN bit will be set high automatically when the TKST bit changes from low to high, while in other conditions the MnROEN bit will not be affected by the TKST bit setting. When the TKBUSY bit is changed from high to low, the MnROEN bit will automatically be cleared to zero to disable the reference oscillator.

Bit 4 MnKOEN: Touch key module n Key oscillator enable control

0: Disable 1: Enable

In the manual scan mode, this bit is used to enable/disable the touch key module n key oscillator. The touch key module n key oscillator should first be enabled by setting the MnKOEN bit high before setting the TKST bit from low to high if the relevant key is enabled to be scanned and will be disabled automatically when the TKBUSY bit is changed from high to low.

In the auto scan mode, the MnKOEN bit will be set high automatically to enable the key oscillator when the TKST bit changes from low to high. When the TKBUSY bit is changed from high to low, the MnKOEN bit will automatically be cleared to zero to disable the key oscillator.

Bit 3 MnK4EN: Touch key module n Key4 enable control

MnK4EN		Touch I	Key Module	n – Mn					
WIIIN4EN	MO	M1	M2	М3	M4				
0: Disable		1/0	or other fund	tion					
1: Enable	KEY4	KEY4 KEY8 KEY12 KEY16 KEY20							

Bit 2 MnK3EN: Touch key module n Key3 enable control

MnK3EN		Touch I	Key Module	n – Mn			
MILIKSEN	МО	M1	M2	М3	M4		
0: Disable		I/O	or other fund	tion			
1: Enable	KEY3 KEY7 KEY11 KEY15 KEY						

Rev. 1.00 132 April 07, 2021



# Bit 1 MnK2EN: Touch key module n Key2 enable control

MnK2EN	Touch Key Module n – Mn								
WITIKZEN	MO	M1	M2	М3	M4				
0: Disable		I/O or other function							
1: Enable	KEY2	KEY6	KEY10	KEY14	KEY18				

### Bit 0 MnK1EN: Touch key module n Key1 enable control

MnK1EN	Touch Key Module n – Mn								
WILIKIEN	МО	M0 M1 M2		М3	M4				
0: Disable		I/O or other functions							
1: Enable	e KEY1 KEY5 KEY9 KEY13		KEY13	KEY17					

### • TKMnC2 Register

Bit	7	6	5	4	3	2	1	0
Name	MnSK31	MnSK30	MnSK21	MnSK20	MnSK11	MnSK10	MnSK01	MnSK00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	1	0	0

Bit 7~6 MnSK31~MnSK30: Touch key module n time slot 3 key scan selection

00: Key1

01: Key2

10: Key3

11: Key4

These bits are used to select the desired scan key in time slot 3 and only available in the auto scan mode.

Bit 5~4 MnSK21~MnSK20: Touch key module n time slot 2 key scan selection

00: Key1

01: Key2

10: Key3

11: Key4

These bits are used to select the desired scan key in time slot 2 and only available in the auto scan mode.

Bit 3~2 MnSK11~MnSK10: Touch key module n time slot 1 key scan selection

00: Key1

01: Key2

10: Key3

11: Key4

These bits are used to select the desired scan key in time slot 1 and only available in the auto scan mode.

Bit 1~0 MnSK01~MnSK00: Touch key module n time slot 0 key scan selection

00: Key1

01: Key2

10: Key3

11: Key4


These bits are used to select the desired scan key in time slot 0 in the auto scan mode or used as the multiplexer for scan key selection in the manual mode.

# **Touch Key Operation**

When a finger touches or is in proximity to a touch pad, the capacitance of the pad will increase. By using this capacitance variation to change slightly the frequency of the internal sense oscillator, touch actions can be sensed by measuring these frequency changes. Using an internal programmable divider the reference clock is used to generate a fixed time period. By counting a number of



generated clock cycles from the sense oscillator during this fixed time period touch key actions can be determined.



**Touch Key Manual Scan Mode Timing Diagram** 

Each touch key module contains four touch key inputs, which are shared with logical I/O pins, and the desired function is selected using the corresponding pin-shared control register bits. The touch key has its own independent sense oscillator. There are therefore four sense oscillators within a touch key module.

During this reference clock fixed interval, the number of clock cycles generated by the sense oscillator is measured, and it is this value that is used to determine if a touch action has been made or not. At the end of the fixed reference clock time interval a Touch Key interrupt signal will be generated in the manual scan mode.

Using the TSCS bit in the TKC1 register can select the module 0 time slot counter as the time slot counter for all modules. All modules use the same start signal, TKST, in the TKC0 register. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter in the module will be automatically cleared when the TKST bit is cleared to zero, but the 8-bit programmable time slot counter will not be cleared. The overflow time is setup by users. When the TKST bit changes from low to high, the 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched on.

The key oscillator and reference oscillator in all modules will be automatically stopped and the 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched off when the time slot counter overflows. The clock source for the time slot counter is sourced from the module n reference oscillator or f<sub>SYS</sub>/4 which is selected using the MnTSS bit in the TKMnC1 register. The reference oscillator and key oscillator will be enabled by setting the MnROEN bit and MnKOEN bits in the TKMnC1 register.

Rev. 1.00 134 April 07, 2021




When the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual Touch Key interrupt will take place. The touch keys mentioned here are the keys which are enabled.

Each touch key module consists of four touch keys, KEY1~KEY4 are contained in module 0, KEY5~ KEY8 are contained in module 1, KEY9~KEY12 are contained in module 2, KEY13~KEY16 are contained in module 3, KEY17~KEY20 are contained in module 4. Each touch key module has an identical structure.

#### **Auto Scan Mode**

There are two scan modes contained for the touch key function. The auto scan mode and the manual scan mode are selected using the TKMOD bit in the TKC0 register. The auto scan mode can minisize the load of the application program and improve the touch key scan operation performance. When the TKMOD bit is set to 0, the auto scan mode is selected to scan the module keys in a specific sequence determined by the MnSK3[1:0]~MnSK0[1:0] bits in the TKMnC2 register.



🔪 : Set Touch Key interrupt request flag

Read 2N bytes from Touch Key Data Memory to TKMnROH/TKMnROL registers

: Write 2N bytes from TKMn16DH/TKMn16DL registers to Touch Key Data Memory N = Touch Key Module Number; n = Module Serial Number


**Touch Key Auto Scan Mode Timing Diagram** 



In the auto scan mode the module n key oscillator and reference oscillator which are required to be used will be enabled by hardware automatically when the TKST bit is set from low to high and disabled automatically when the TKBUSY bit changes from high to low. When the TKST bit is set from low to high in the auto scan mode, the internal capacitor value of the reference oscillator for the selected key to be scanned in the time slot 0 will first be read from a specific location of the dedicated touch key data memory and loaded into the corresponding TKMnROH/TKMnROL registers. Then the 16-bit C/F counter value will be written into the corresponding location of the last time slot 3 scanned key in the touch key data memory. After this, the selected key will start to be scanned in time slot 0. At the end of the time slot 0 key scan operation, the reference oscillator internal capacitor value for the next selected key will be read from the touch key data memory and loaded into the next TKMnROH/TKMnROL registers. Then the 16-bit C/F counter value of the current scanned key will be written into the corresponding touch key data memory. The whole auto scan operation will sequentially be carried out in the above specific way from time slot 0 to time slot 3. At the end of the time slot 3 key scan operation, the reference oscillator internal capacitor value for the time slot 0 selected key will again be read from the touch key data memory and loaded into the corresponding TKMnROH/TKMnROL registers. Then the 16-bit C/F counter value will be written into the relevant location of the time slot 3 scanned key in the touch key data memory. After all selected keys are scanned, the TKRCOV bit will be set high and the TKBUSY bit will be cleared to zero as well as an auto scan mode operation is completed.

### **Touch Key Module Data Memory**

The device provides two dedicated Data Memory area for the touch key auto scan mode. The addresses 00H~27H of both Sector 5 and Sector 6 are used by the touch key function, as shown in the following figure. One area is used to store the 16-bit C/F counter values of the touch key module 0~4 and located in Data Memory Sector 5. The other area is used to store the reference oscillator internal capacitor values of the touch key modules and located in Data Memory Sector 6.




**Touch Key Module Data Memory Map** 

Rev. 1.00 136 April 07, 2021




# **Touch Key Scan Operation Flowchart**



Touch Key Manual Scan Mode Flowchart - TKMOD=1, TSCS=0





Touch Key Auto Scan Mode Flowchart – TKMOD=0, TSCS=0

# **Touch Key Interrupt**

The touch key only has a single interrupt, when the time slot counter in all the touch key modules or in the touch key module 0 overflows in manual mode or when all the touch key scan operation is complete in auto scan mode, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled. The 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter in all modules will be automatically cleared. More details regarding the touch key interrupt is located in the interrupt section of the datasheet.

Rev. 1.00 138 April 07, 2021



# **Progrsmming Considerations**

After the relevant registers are set, the touch key detection process is initiated by changing the TKST bit from low to high. This will enable and synchronise all relevant oscillators. The TKRCOV flag which is the time slot counter overflow flag will go high when the counter overflows. When this happens an interrupt signal will be generated. As the TKRCOV flag will not be automatically cleared, it has to be cleared by the application program.

The TKCFOV flag which is the 16-bit C/F counter overflow flag will go high when any of the Touch Key Module 16-bit C/F counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program. The TK16OV flag which is the 16-bit counter overflow flag will go high when the 16-bit counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

When the external touch key size and layout are defined, their related capacitances will then determine the sensor oscillator frequency.

### Serial Interface Module - SIM

The device contains a Serial Interface Module, which includes both the four line SPI interface and the two line I<sup>2</sup>C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I<sup>2</sup>C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins therefore the SIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As both interface types share the same pins and registers, the choice of whether the SPI or I<sup>2</sup>C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O are selected using pull-high control registers when the SIM function is enabled and the corresponding pins are used as SIM input pins.

### **SPI Interface**

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one  $\overline{SCS}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.


#### **SPI Interface Operation**

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I<sup>2</sup>C function pins, the SPI interface pins must first be selected by setting the correct bits in the SIMC0 and SIMC2 registers. After the desired SPI configuration has been set it can be disabled or enabled using the SIMEN bit in the SIMC0 register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to 1 to enable  $\overline{SCS}$  pin function,

Rev. 1.00 139 April 07, 2021



set CSEN bit to 0 the  $\overline{SCS}$  pin will be floating state.




**SPI Master/Slave Connection** 

The SPI function in the device offers the following features:

- Full duplex synchronous data transfer
- · Both Master and Slave modes
- · LSB first or MSB first data transmission modes
- · Transmission complete flag
- · Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



# **SPI Registers**

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF	
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF	
SIMD	D7	D6	D5	D4	D3	D2	D1	D0	

**SPI Register List** 

Rev. 1.00 April 07, 2021



### **SPI Data Register**

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

#### SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM SPI/I<sup>2</sup>C data register bit  $7 \sim$  bit 0

#### **SPI Control Registers**

There are also two control registers for the SPI interface, SIMC0 and SIMC2. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

#### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM operating mode control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4 001: SPI master mode; SPI clock is f<sub>SYS</sub>/16 010: SPI master mode; SPI clock is f<sub>SYS</sub>/64

011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is PTM0 CCRP match frequency/2

101: SPI slave mode 110: I<sup>2</sup>C slave mode 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM0 and f<sub>SUB</sub>. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

# Bit 4 Unimplemented, read as "0"

### Bit 3~2 **SIMDEB1~SIMDEB0**: I<sup>2</sup>C debounce time selection

These bits are only available when the SIM is configured to operate in the  $I^2C$  mode. Refer to the  $I^2C$  register section.

### Bit 1 SIMEN: SIM enable control

0: Disable 1: Enable

The bit is the overall on/off control for the SIM interface. When the <u>SIMEN</u> bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and <del>SCS</del> SCS, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the



SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI incomplete flag

0: SIM SPI incomplete condition is not occurred

1: SIM SPI incomplete condition is occurred

This bit is only available when the SIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the SCS line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set to 1 together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.

#### SIMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **D7~D6**: Undefined bits

These bits can be read or written by the application program.

Bit 5 **CKPOLB**: SPI clock line base condition selection

0: The SCK line will be high when the clock is inactive

1: The SCK line will be low when the clock is inactive

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

Bit 4 **CKEG**: SPI SCK clock active edge type selection

CKPOLB=0

0: SCK is high base level and data capture at SCK rising edge

1: SCK is high base level and data capture at SCK falling edge

CKPOLB=1

0: SCK is low base level and data capture at SCK falling edge

1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.

Bit 3 MLS: SPI data shift order

0: LSB first

1: MSB first

This is the data shift order select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

Rev. 1.00 142 April 07, 2021



Bit 2 CSEN: SPI SCS pin control

0: Disable 1: Enable

The CSEN bit is used as an enable/disable for the  $\overline{SCS}$  pin. If this bit is low, then the  $\overline{SCS}$  pin will be disabled and placed into a floating condition. If the bit is high the  $\overline{SCS}$  pin will be enabled and used as a select pin.

Bit 1 WCOL: SPI write collision flag

0: No collision1: Collision

The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program.

Bit 0 TRF: SPI transmit/receive complete flag

0: SPI data is being transferred


1: SPI data transmission is completed

The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must set to "0" by the application program. It can be used to generate an interrupt.


#### **SPI Communication**

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output a  $\overline{\text{SCS}}$  signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in certain IDLE Modes if the clock source used by the SPI interface is still active.








SPI Slave Mode Timing - CKEG=1

Rev. 1.00 144 April 07, 2021





**SPI Transfer Control Flowchart** 



### SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and  $\overline{SCS}$ =0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and SCS can become I/O pins or other pin-shared functions using the corresponding control bits.

### **SPI Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit and the SIMEN bit in the SIMC0 are set high, this will place the SDI line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and  $\overline{SCS}$ , SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

## **Master Mode**

- Step 1
   Select the SPI Master mode and clock source using the SIM2~SIM0 bits in the SIMC0 control register.
- Step 2
   Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the slave devices.
- Step 3
   Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.
- Step 4
   For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and SCS lines to output the data. After this, go to step 5.

   For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.
- Step 5
   Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6
   Check the TRF bit or wait for a SPI serial bus interrupt.
- Step 7
   Read data from the SIMD register.

Rev. 1.00 April 07, 2021



- Step 8
  - Clear TRF.
- Step 9
  Go to step 4.

### Slave Mode

• Step 1

Select the SPI Slave mode using the SIM2~SIM0 bits in the SIMC0 control register

Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{SCS}$  signal. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

• Step 8

Clear TRF.

• Step 9

Go to step 4.


### **Error Detection**

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

### I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.






I<sup>2</sup>C Master Slave Bus Connection

## I<sup>2</sup>C Interface Operation

The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.


When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register.



I<sup>2</sup>C Block Diagram

Rev. 1.00 148 April 07, 2021





I<sup>2</sup>C Interface Operation

The SIMDEB1 and SIMDEB0 bits determine the debounce time of the  $I^2C$  interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required  $I^2C$  data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the  $I^2C$  debounce time. For either the  $I^2C$  Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	$f_{SYS} > 2MHz$	f <sub>SYS</sub> > 5MHz
2 system clock debounce	f <sub>SYS</sub> > 4MHz	f <sub>SYS</sub> > 10MHz
4 system clock debounce	f <sub>SYS</sub> > 8MHz	f <sub>SYS</sub> > 20MHz

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency Requirements

## I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD.

Register	Bit							
Name	7	6	5	4	3	2	1	0
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
SIMD	D7	D6	D5	D4	D3	D2	D1	D0
SIMA	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0

I<sup>2</sup>C Register List

## I<sup>2</sup>C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.

Rev. 1.00 149 April 07, 2021



## SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM SPI/I<sup>2</sup>C data register bit  $7 \sim$  bit 0

### I<sup>2</sup>C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits  $7\sim1$  of the SIMA register define the device slave address. Bit 0 is not defined.

When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

## SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 **SIMA6~SIMA0**: I<sup>2</sup>C slave address

SIMA6~SIMA0 is the I<sup>2</sup>C slave address bit  $6 \sim$  bit 0.

Bit 0 **D0**: Reserved bit, can be read or written by application program

## I<sup>2</sup>C Control Registers

There are three control registers for the I<sup>2</sup>C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C communication status. Another register, SIMTOC, is used to control the I<sup>2</sup>C time-out function and is described in the corresponding section.

### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM operating mode control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4 001: SPI master mode; SPI clock is f<sub>SYS</sub>/16 010: SPI master mode; SPI clock is f<sub>SYS</sub>/64 011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is PTM0 CCRP match frequency/2

101: SPI slave mode 110: I<sup>2</sup>C slave mode 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the  $\rm I^2C$  or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM0 and  $\rm f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Rev. 1.00 150 April 07, 2021



Bit 4 Unimplemented, read as "0"

Bit 3~2 **SIMDEB1~SIMDEB0**: I<sup>2</sup>C debounce time selection

00: No debounce

01: 2 system clock debounce 1x: 4 system clock debounce

These bits are used to select the  $I^2C$  debounce time when the SIM is configured as the  $I^2C$  interface function by setting the SIM2~SIM0 bits to "110".

Bit 1 SIMEN: SIM enable control

0: Disable 1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I²C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI incomplete flag

This bit is only available when the SIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

## SIMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I<sup>2</sup>C bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 HAAS: I<sup>2</sup>C bus address match flag

0: Not address match

1: Address match

This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I<sup>2</sup>C bus busy flag

0: I<sup>2</sup>C bus is not busy 1: I<sup>2</sup>C bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I<sup>2</sup>C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter



Bit 3 TXAK: I<sup>2</sup>C bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I<sup>2</sup>C slave read/write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I<sup>2</sup>C slave read/write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I<sup>2</sup>C address match wake-up control

0: Disable 1: Enable

This bit should be set to 1 to enable the I<sup>2</sup>C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Bit 0 **RXAK**: I<sup>2</sup>C bus receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C bus.

#### I<sup>2</sup>C Bus Communication


Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an SIM interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

- Step 1
   Set the SIM2~SIM0 bits to "110" and SIMEN bit to "1" in the SIMC0 register to enable the I<sup>2</sup>C bus.
- Step 2
   Write the slave address of the device to the I<sup>2</sup>C bus address register SIMA.

Rev. 1.00 152 April 07, 2021



Step 3
 Set the SIM interrupt enable bit of the interrupt control registers to enable the SIM interrupt.



I<sup>2</sup>C Bus Initialisation Flow Chart

## I2C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As a SIM I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes



to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.


## I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".

### I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.




I<sup>2</sup>C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode

Rev. 1.00 154 April 07, 2021



and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.




I<sup>2</sup>C Bus ISR Flow Chart

### I<sup>2</sup>C Time-out Control

In order to reduce the problem of  $I^2C$  lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the  $I^2C$  is not received for a while, then the  $I^2C$  circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an  $I^2C$  bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an  $I^2C$  "STOP" condition occurs.





When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the SIM interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

I<sup>2</sup>C Registers after Time-out

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula:  $((1\sim64)\times32)$  /  $f_{SUB}$ . This gives a time-out period which ranges from about 1ms to 64ms.

## SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **SIMTOEN**: SIM I<sup>2</sup>C Time-out control

0: Disable 1: Enable

Bit 6 **SIMTOF**: SIM I<sup>2</sup>C Time-out flag

0: No time-out occurred1: Time-out occurred

Bit 5~0 **SIMTOS5~SIMTOS0**: SIM I<sup>2</sup>C Time-out period selection

I<sup>2</sup>C time-out clock source is f<sub>SUB</sub>/32.

I<sup>2</sup>C time-out time is equal to (SIMTOS[5:0]+1) × (32/ $f_{SUB}$ ).

Rev. 1.00 156 April 07, 2021




## **UART Interface**

The device contains an integrated full-duplex or half-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.


The integrated UART function contains the following features:

- Full-duplex or half-duplex (single wire mode) asynchronous communication
- 8 or 9 bits character length
- Even, odd, mark, space or no parity options
- · One or two stop bits
- Baud rate generator with 16-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- 4-byte Deep FIFO Receive Data Buffer
- 1-byte Deep FIFO Transmit Data Buffer
- RX/TX pin wake-up function
- · Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
  - Transmitter Empty
  - · Transmitter Idle
  - · Receiver Full
  - · Receiver Overrun
  - Address Mode Detect



UART Data Transfer Block Diagram - SWM=0





UART Data Transfer Block Diagram - SWM=1

### **UART External Pins**

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX/TX. The TX and RX/TX pins are the UART transmitter and receiver pins respectively. The TX and RX/TX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will setup these pins to their respective TX output and RX/TX input conditions and disable any pull-high resistor option which may exist on the TX and RX/TX pins. When the TX or RX/TX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX/TX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX/TX pin or not is determined by the corresponding I/O pull-high function control bit.

## **UART Single Wire Mode**

The UART function also supports the Single Wire Mode communication which is selected using the SWM bit in the UCR3 register. When the SWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single RX/TX pin can be used to transmit and receive data depending upon the corresponding control bits. When the RXEN bit is set high, the RX/TX pin is used as a receiver pin. When the RXEN bit is cleared to zero and the TXEN bit is set high, the RX/TX pin will act as a transmitter pin.

It is recommended not to set both the RXEN and TXEN bits high in the single wire mode. If both the RXEN and TXEN bits are set high, the RXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the TX pin mentioned in this chapter should be replaced by the RX/TX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the TX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the RX/TX and TX pins.

#### **UART Data Transfer Scheme**

The UART Data Transfer Block Diagrams show the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR\_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Rev. 1.00 158 April 07, 2021



Data to be received by the UART is accepted on the external RX/TX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR\_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register, TXR RXR, in the Data Memory.

## **UART Status and Control Registers**

There are nine control registers associated with the UART function. The USR, UCR1, UCR2, UCR3, UFCR and RxCNT registers control the overall function of the UART, while the BRDH and BRDL registers control the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR RXR data register.

Register				В	it			
Name	7	6	5	4	3	2	1	0
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
UCR1	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8
UCR2	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE
UCR3	_	_	_	_	_	_	_	SWM
UFCR	_	_	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0
RxCNT	_	_	_	_	_	D2	D1	D0
TXR_RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
BRDH	D7	D6	D5	D4	D3	D2	D1	D0
BRDL	D7	D6	D5	D4	D3	D2	D1	D0

**UART Register List** 

## USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERR**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if the parity is enabled and the parity type (odd, even, mark or space) is selected. The flag can also be cleared to zero by a software sequence which involves a read to the status register USR followed by an access to the TXR RXR data register.

Bit 6 **NF**: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the



receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared to zero by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 5 FERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared to zero by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR\_RXR receive data register. The flag is cleared to zero by a software sequence, which is a read to the status register USR followed by an access to the TXR\_RXR data register.

Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX/TX pin stays in logic high condition.

Bit 2 **RXIF**: Receive TXR RXR data register status

0: TXR RXR data register is empty

1: TXR\_RXR data register has available data and reaches receiver FIFO trigger level The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR\_RXR read data register is empty. When the flag is "1", it indicates that the TXR\_RXR read data register contains new data. When the contents of the shift register are transferred to the TXR\_RXR register, and reach receiver FIFO trigger level, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag will eventually be cleared to zero when the USR register is read with RXIF set, followed by a read from the TXR\_RXR register, and if the TXR\_RXR register has no more new data available.

Bit 1 **TIDLE**: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared to zero by reading the USR register with TIDLE set and then writing to the TXR\_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Rev. 1.00 April 07, 2021



Bit 0 TXIF: Transmit TXR RXR data register status

0: Character is not transferred to the transmit shift register

1: Character has transferred to the transmit shift register (TXR\_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR\_RXR data register. The TXIF flag is cleared to zero by reading the UART status register (USR) with TXIF set and then writing to the TXR\_RXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the transmit data register is not yet full.

## UCR1 Register

The UCR1 register together with the UCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x": unknown

Bit 7 UARTEN: UART function enable control

0: Disable UART. TX and RX/TX pins are in a floating state

1: Enable UART. TX and RX/TX pins can function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX/TX pin as well as the TX pin will be in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX/TX pins will function as defined by the SWM mode selection bit together with the TXEN and RXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits as well as the RxCNT register will be cleared to zero, while the TIDLE, TXIF and RIDLE bits will be set high. Other control bits in UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UART is active and the UARTEN bit is cleared to zero, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 BNO: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

Note that the 9th bit of data if BNO=1, or the 8th bit of data if BNO=0, which is used as the parity bit, does not transfer to RX8 or TXRX7 (i.e. TXR\_RXR.7) respectively when the parity function is enabled.

Bit 5 **PREN**: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.



Bit 4~3 **PRT1~PRT0**: Parity type selection bits

00: Even parity for parity generator

01: Odd parity for parity generator

10: Mark parity for parity generator

11: Space parity for parity generator

These bits are the parity type selection bits. When these bits are equal to 00b, even parity type will be selected. If these bits are equal to 01b, then odd parity type will be selected. If these bits are equal to 10b, then a 1 (Mark) in the parity bit location will be selected. If these bits are equal to 11b, then a 0 (Space) in the parity bit location will be selected.

Bit 2 **TXBRK**: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

Bit 1 **RX8**: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Bit 0 TX8: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

### UCR2 Register

The UCR2 register is the second of the UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the STOP bit number selection, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition, the buffers will be reset. In this situation the TX pin will be in a floating state. If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be in a floating state.

Bit 6 RXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition, the receive buffers will be reset. In this situation the RX/TX pin will be in a floating

Rev. 1.00 162 April 07, 2021



state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX/TX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX/TX pin will be in a floating state.

Bit 5 STOPS: Number of Stop bits selection for transmitter

0: One stop bit format is used

1: Two stop bits format is used

This bit determines if one or two stop bits are to be used for transmitter. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.

Bit 4 ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to TXRX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Bit 3 WAKE: RX/TX pin wake-up UART function enable control

0: RX/TX pin wake-up UART function is disabled

1: RX/TX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the RX/TX pin occurs. Note that this bit is only available when the UART clock ( $f_H$ ) is switched off. There will be no RX/TX pin wake-up UART function if the UART clock ( $f_H$ ) exists. If the WAKE bit is set to 1 as the UART clock ( $f_H$ ) is switched off, a UART wake-up request will be initiated when a falling edge on the RX/TX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX/TX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock ( $f_H$ ) via the application program. Otherwise, the UART function can not resume even if there is a falling edge on the RX/TX pin when the WAKE bit is cleared to 0.

Bit 2 **RIE**: Receiver interrupt enable control

0: Receiver related interrupt is disabled

1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.

Bit 1 THE: Transmitter Idle interrupt enable control

0: Transmitter idle interrupt is disabled

1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.

Bit 0 TEIE: Transmitter Empty interrupt enable control

0: Transmitter empty interrupt is disabled

1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.



## UCR3 Register

The UCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, RX/TX, together with the control of the RXEN and TXEN bits in the UCR2 register.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	SWM
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **SWM**: Single Wire Mode enable control

- 0: Disable, the RX/TX pin is used as UART receiver function only
- 1: Enable, the RX/TX pin can be used as UART receiver or transmitter function controlled by the RXEN and TXEN bits

Note that when the Single Wire Mode is enabled, if both the RXEN and TXEN bits are high, the RX/TX pin will only be used as UART receiver input.

### TXR\_RXR Register

The TXR\_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX/TX pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7~0 TXRX7~TXRX0: UART Transmit/Receive Data bit 7~bit 0

#### BRDH Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Baud rate divider high byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio.

Baud Rate=f<sub>H</sub> / (BRD+UMOD/8)

BRD=16~65535 or 8~65535 depending on BRDS

Note: 1. BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.

2. The BRDL must be written first and then BRDH, otherwise errors may occur.

### • BRDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Baud rate divider low byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio.

Baud Rate=f<sub>H</sub> / (BRD+UMOD/8)

BRD=16~65535 or 8~65535 depending on BRDS

Note: 1. BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.

2. The BRDL must be written first and then BRDH, otherwise errors may occur.

Rev. 1.00 164 April 07, 2021



## UFCR Register

The UFCR register is the FIFO control register which is used for UART modulation control, BRD range selection and trigger level selection for RXIF and interrupt.

Bit	7	6	5	4	3	2	1	0
Name	_	_	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 UMOD2~UMOD0: UART Modulation Control bits

The modulation control bits are used to correct the baud rate of the received or transmitted UART signal. These bits determine if the extra UART clock cycle should be added in a UART bit time. The UMOD2~UMOD0 value will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle.

Bit 2 BRDS: BRD range selection

0: BRD range is from 16 to 65535

1: BRD range is from 8 to 65535

The BRDS bit is used to control the sampling point in a UART bit time. If the BRDS bit is cleared to zero, the sampling point will be BRD/2, BRD/2+1× $f_H$ , and BRD/2+2× $f_H$  in a UART bit time. If the BRDS bit is set high, the sampling point will be BRD/2-1× $f_H$ , BRD/2, and BRD/2+2× $f_H$  in a UART bit time.

Bit 1~0 **RxFTR1~RxFTR0**: Receiver FIFO trigger level (bytes)

00: 4 bytes in RX FIFO

01: 1 or more bytes in RX FIFO

10: 2 or more bytes in RX FIFO

11: 3 or more bytes in RX FIFO

For the receiver these bits define the number of received data bytes in the RX FIFO that will trigger the RXIF bit being set high, an interrupt will also be generated if the RIE bit is enabled. After the reset the receiver FIFO is empty.

## RxCNT Register

The RxCNT register is the counter used to indicate the number of received data bytes in the RX FIFO which have not been read by the MCU. This register is read only.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	D2	D1	D0
R/W	_	_	_	_	_	R	R	R
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 **D2~D0**: RX FIFO counter

The RxCNT register is the counter used to indicate the number of received data bytes in the RX FIFO which is not read by the MCU. When RX FIFO receives one byte of data, the RxCNT will increase by one; when the MCU reads one byte of data from RX FIFO, the RxCNTn will decrease by one. If there are 4 bytes of data in the RX FIFO, the 5th data will be saved in the shift register. If there is 6th data, the 6th data will be saved in the shift register. But the RxCNT remains the value of 4. The RxCNT will be cleared when reset occurs or UARTEN=1. This register is read only.



### **Baud Rate Generator**

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 16-bit timer, the period of which is determined by two factors. The first of these is the value placed in the BRDH and BRDL baud rate registers and the second is the UART modulation control bits UMOD2 $\sim$ UMOD0. If a baud rate BR is required with UART clock  $f_{\rm H}$ .

f<sub>H</sub>/BR=Integer Part + Fractional Part

The integer part is loaded into BRD (BRDH/BRDL). The fractional part is multiplied by 8 and rounded, then loaded into UMOD bit field as following:

BRD=TRUNC(f<sub>H</sub>/BR)

UMOD=ROUND[MOD( $f_H/BR$ )×8]

Therefore, the actual baud rate is as following:

Baud Rate=f<sub>H</sub>/[BRD+(UMOD/8)]

### Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, determine the BRDH/BRDL register value, the actual baud rate and the error value for a desired baud rate of 230400.

From the above formula, the BRD=TRUNC(f<sub>H</sub>/BR)=TRUNC(17.36111)=17

The UMOD=ROUND[MOD( $f_H/BR$ )×8]=ROUND(0.36111×8)=ROUND(2.88888)=3

The actual Baud Rate=f<sub>H</sub>/[BRD+(UMOD/8)]=230215.83

Therefore, the error is equal to (230215.83-230400)/230400=-0.08%

### **Modulation Control Example**

To get the best-fitting bit sequence for UART modulation control bits UMOD2~UMOD0, the following algorithm can be used: Firstly, the fractional part of the theoretical division factor is multiplied by 8. Then the product will be rounded and the UMOD2~UMOD0 bits will be filled with the rounded value. The UMOD2~UMOD0 value will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases by a UART clock cycle. The following is an example using the fraction 0.36111 previously calculated: UMOD[2:0]=ROUND(0.36111×8)=011b

Fraction Addition	Carry to Bit 3	UART Bit Time Sequence	Extra UART Clock Cycle
0000b+0011b=0011b	No	Start bit	No
0011b+0011b=0110b	No	D0	No
0110b+0011b=1001b	Yes	D1	Yes
1001b+0011b=1100b	No	D2	No
1100b+0011b=1111b	No	D3	No
1111b+0011b=0010b	Yes	D4	Yes
0010b+0011b=0101b	No	D5	No
0101b+0011b=1000b	Yes	D6	Yes
1000b+0011b=1011b	No	D7	No
1011b+0011b=1110b	No	Parity bit	No
1110b+0011b=0001b	Yes	Stop bit	Yes

### **Baud Rate Correction Example**


The following figure presents an example using a baud rate of 230400 generated with UART clock  $f_H$ . The data format for the following figure is: eight data bits, parity enabled, no address bit, two stop bits.

Rev. 1.00 166 April 07, 2021



The following figure shows three different frames:

- The upper frame is the correct one, with a bit length of 17.36  $f_H$  cycles (4000000/230400=17.36).
- The middle frame uses a rough estimate, with 17 f<sub>H</sub> cycles for the bit length.
- The lower frame shows a corrected frame using the best fit for the UART modulation control bits UMOD2~UMOD0.



# **UART Setup and Control**

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd, mark, space or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT1~PRT0, PREN, and STOPS bits. The baud rate used to transmit and receive data is setup using the internal 16-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

## **Enabling/Disabling the UART Interface**

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX/TX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX/TX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF as well as register RxCNT being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently reenabled, it will restart again in the same configuration.

Rev. 1.00 167 April 07, 2021




### Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 and UCR2 registers. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT1~PRT0 bits control the choice of odd, even, mark or space parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8-I	oit Data Format	s		
1	8	0	0	1
1	7	0	1	1
1	7	1	0	1
Example of 9-I	oit Data Format	s		
1	9	0	0	1
1	8	0	1	1
1	8	1	0	1

**Transmitter Receiver Data Format** 

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



### **UART Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR\_RXR register. The data to be transmitted is loaded into this TXR\_RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR\_RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR\_RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR\_RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to

Rev. 1.00 168 April 07, 2021



the TXR\_RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

### **Transmitting Data**

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR\_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT1~PRT0, PREN and STOPS bits to define the required word length, parity type and number of stop bits.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR\_RXR register.
   Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR\_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR\_RXR register is empty and that other data can now be written into the TXR\_RXR register without overwriting the previous data. If the TEIE bit is set, then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR\_RXR register will place the data into the TXR\_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR\_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

- 1. A USR register access
- 2. A TXR RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

## **Transmitting Break**

If the TXBRK bit is set high and the state keeps for a time of greater than [(BRD+1)×t<sub>H</sub>] while TIDLE=1, then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level, then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the



last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

# **UART Receiver**

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX/TX pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX/TX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX/TX pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX/TX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

## **Receiving Data**

When the UART receiver is receiving data, the data is serially shifted in on the external RX/TX pin, LSB first. In the read mode, the TXR\_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR\_RXR register is a four-byte deep FIFO data buffer, where four bytes can be held in the FIFO while a fifth byte can continue to be received. Note that the application program must ensure that the data is read from TXR\_RXR before the fifth byte has been completely shifted in, otherwise this fifth byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT1~PRT0 and PREN bits to define the word length, parity type.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the RXEN bit to ensure that the RX/TX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR\_RXR register has data available, the number of the available data bytes can be checked by polling the RxCNT register content.
- When the contents of the shift register have been transferred to the TXR\_RXR register and reach receiver FIFO trigger level, then if the RIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR\_RXR register read execution

# **Receiving Break**

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one stop bit. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate

Rev. 1.00 April 07, 2021



and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- · The framing error flag, FERR, will be set.
- The receive data register, TXR RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

#### **Idle Status**

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

#### **Receiver Interrupt**

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR\_RXR. An overrun error can also generate an interrupt if RIE=1.

## **Managing Receiver Errors**

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

## Overrun Error - OERR

The TXR\_RXR register is composed of a four-byte deep FIFO data buffer, where four bytes can be held in the FIFO register, while a fifth byte can continue to be received. Before this fifth byte has been entirely shifted in, the data should be read from the TXR\_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- · The OERR flag in the USR register will be set.
- · The TXR\_RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR\_RXR register.

## Noise Error - NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR RXR register.



• No interrupt will be generated. However, this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR\_RXR register read operation.

# Framing Error - FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively, and the flag is cleared in any reset.

### Parity Error - PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd, even, mark or space, is selected. The read only PERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.

## **UART Interrupt Structure**


Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX/TX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock (f<sub>H</sub>) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX/TX pin occurs.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.

Rev. 1.00 172 April 07, 2021





**UART Interrupt Structure** 

#### **Address Detect Mode**

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore, if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	9th bit if BNO=1, 8th bit if BNO=0	UART Interrupt Generated
0	0	$\sqrt{}$
0	1	√
4	0	×
I I	1	√

**ADDEN Bit Function** 

### **UART Power Down and Wake-up**

When the UART clock, f<sub>H</sub>, is switched off, the UART will cease to function. If the MCU switches off the UART clock, f<sub>H</sub>, and enters the power down mode while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU switches off the UART clock f<sub>H</sub> and enters the IDLE or SLEEP mode by executing the "HALT" instruction while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the USR, UCR1, UCR2, UCR3, UFCR, RxCNT, TXR\_RXR, as well as the BRDH and BRDL registers will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

Rev. 1.00 173 April 07, 2021



The UART function contains a receiver RX/TX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the MCU enters the power down mode with the UART clock  $f_{\rm H}$  being switched off, then a falling edge on the RX/TX pin will trigger an RX/TX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX/TX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and URE bits are not set, then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

# Low Voltage Detector - LVD

The device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage,  $V_{DD}$ , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

## LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V<sub>DD</sub> voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

#### LVDC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	LVDO	LVDEN	_	VLVD2	VLVD1	VLVD0
R/W	_	_	R	R/W	_	R/W	R/W	R/W
POR	_	_	0	0	_	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 LVDO: LVD output flag

0: No Low Voltage Detected1: Low Voltage Detected

Bit 4 LVDEN: Low voltage detector control

0: Disable 1: Enable

Bit 3 Unimplemented, read as "0"

Bit 2~0 VLVD2~VLVD0: Select LVD voltage

000: 1.8V 001: 2.0V 010: 2.4V


Rev. 1.00 174 April 07, 2021



011: 2.7V 100: 3.0V 101: 3.3V 110: 3.6V 111: 4.0V

## **LVD Operation**

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 1.8V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. After enabling the Low Voltage Detector, a time delay  $t_{LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{LVD}$ , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has an interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{\text{LVD}}$  after the LVDO bit has been set high by a low voltage condition. In this case, the LVDF interrupt request flag will be set, causing an interrupt to be generated if  $V_{\text{DD}}$  falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVDF flag should be first set high before the device enters the IDLE Mode.

# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains an external interrupt and several interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the TMs, Touch Key Module, Time Base, SIM, LVD, EEPROM, UART and the A/D converter.

## **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The registers fall into three categories. The first is the INTCO~INTC3 registers which setup the primary interrupts. The second is the MFI register which setups the Multi-function interrupt. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Rev. 1.00 175 April 07, 2021



Each register contains a number of enable bits to enable or disable individual interrupts as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes	
Global	EMI	_	_	
INT Pin	INTE	INTF	_	
Touch Key	TKME	TKMF	_	
Time Base	TBnE	TBnF	n=0~1	
SIM Interface	SIME	SIMF	_	
EEPROM	DEE	DEF	_	
UART Interface	UARTE	UARTF	_	
LVD	LVDE	LVDF	_	
A/D Converter	ADE	ADF	_	
Multi-function	MFE	MFF	_	
СТМ	CTMPE	CTMPF		
CTM	CTMAE	CTMAF	_	
PTM	PTMnPE	PTMnPF	n=0~1	
FIIVI	PTMnAE	PTMnAF		

## **Interrupt Register Bit Naming Conventions**

Register	Bit								
Name	7	6	5	4	3	2	1	0	
INTEG	_	_	_	_	_	_	INTS1	INTS0	
INTC0	_	TB0F	TKMF	INTF	TB0E	TKME	INTE	EMI	
INTC1	PTM0AF	PTM0PF	CTMAF	CTMPF	PTM0AE	PTM0PE	CTMAE	CTMPE	
INTC2	LVDF	UARTF	DEF	SIMF	LVDE	UARTE	DEE	SIME	
INTC3	MFF	_	TB1F	ADF	MFE	_	TB1E	ADE	
MFI	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE	

# Interrupt Register List

# INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	INTS1	INTS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: Interrupt edge control for INT pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

Rev. 1.00 April 07, 2021



## • INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	TB0F	TKMF	INTF	TB0E	TKME	INTE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **TB0F**: Time Base 0 interrupt request flag

0: No request1: Interrupt request

Bit 5 **TKMF**: Touch key interrupt request flag

0: No request1: Interrupt request

Bit 4 INTF: INT interrupt request flag

0: No request1: Interrupt request

Bit 3 **TB0E**: Time Base 0 interrupt control

0: Disable1: Enable

Bit 2 **TKME**: Touch key interrupt control

0: Disable 1: Enable

Bit 1 INTE: INT interrupt control

0: Disable 1: Enable

Bit 0 EMI: Global interrupt control

0: Disable 1: Enable

# • INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM0AF	PTM0PF	CTMAF	CTMPF	PTM0AE	PTM0PE	CTMAE	CTMPE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PTM0AF**: PTM0 Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 6 **PTM0PF**: PTM0 Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 5 CTMAF: CTM Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 CTMPF: CTM Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3 **PTM0AE**: PTM0 Comparator A match interrupt control

0: Disable 1: Enable

Bit 2 **PTM0PE**: PTM0 Comparator P match interrupt control

0: Disable 1: Enable



Bit 1 CTMAE: CTM Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 CTMPE: CTM Comparator P match interrupt control

0: Disable 1: Enable

## • INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	LVDF	UARTF	DEF	SIMF	LVDE	UARTE	DEE	SIME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 LVDF: LVD interrupt request flag

0: No request1: Interrupt request

Bit 6 UARTF: UART interrupt request flag

0: No request1: Interrupt request

Bit 5 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 4 SIMF: SIM interrupt request flag

0: No request1: Interrupt request

Bit 3 LVDE: LVD Interrupt control

0: Disable 1: Enable

Bit 2 UART interrupt control

0: Disable 1: Enable

Bit 1 **DEE**: Data EEPROM Interrupt control

0: Disable 1: Enable

Bit 0 **SIME**: SIM interrupt control

0: Disable 1: Enable

## • INTC3 Register

Bit	7	6	5	4	3	2	1	0
Name	MFF	_	TB1F	ADF	MFE	_	TB1E	ADE
R/W	R/W	_	R/W	R/W	R/W	_	R/W	R/W
POR	0	_	0	0	0	_	0	0

Bit 7 MFF: Multi-function interrupt request flag

0: No request1: Interrupt request

Bit 6 Unimplemented, read as "0"

Bit 5 TB1F: Time Base 1 interrupt request flag

0: No request1: Interrupt request

Bit 4 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Rev. 1.00 178 April 07, 2021



Bit 3 MFE: Multi-function interrupt control

0: Disable 1: Enable

Bit 2 Unimplemented, read as "0"

Bit 1 **TB1E**: Time Base 1 interrupt control

0: Disable 1: Enable

Bit 0 ADE: A/D Converter interrupt control

0: Disable 1: Enable

#### MFI Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 PTM1AF: PTM1 Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 **PTM1PF**: PTM1 Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 **PTM1AE**: PTM1 Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **PTM1PE**: PTM1 Comparator P match interrupt control

0: Disable 1: Enable

## **Interrupt Operation**

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion, etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own



individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



## **External Interrupt**

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge selection bits, appears on the external interrupt pin.

Rev. 1.00 180 April 07, 2021



To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally, the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that the pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

### **Touch Key Interrupt**

A Touch Key interrupt will take place when the Touch Key interrupt request flag, TMKF, is set, a situation that will occur when the time slot counter overflows in manual mode or all the touch key auto scan operations finish. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the Touch Key interrupt enable bit, TKME, must be first set. When the interrupt is enabled, the stack is not full and the touch key time slot counter overflow occurs or all the touch key auto scan operations finish, a subroutine call to the relevant interrupt vector, will take place. When the interrupt is serviced, the Touch Key interrupt request flag will be automatically reset and the EMI bit will also be automatically cleared to disable other interrupts.


#### **Time Base Interrupts**

The function of the Time Base Interrupts is to provide regular time signals in the form of an internal interrupt. They are controlled by the overflow signal from their respective internal timers. When this happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and the Time Base enable bit, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC0}$  or  $f_{PSC1}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C or TB1C register to obtain longer interrupt periods whose value ranges. The clock source that generates  $f_{PSC0}$  or  $f_{PSC1}$ , which in turn controls the Time Base interrupt period, is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits in the PSC0R and PSC1R register respectively.

Rev. 1.00 181 April 07, 2021





**Time Base Interrupts** 

### • PSCnR Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSELn1	CLKSELn0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSELn1~CLKSELn0: Prescaler n clock source selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>

# • TBnC Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	TBnON	_	_	_	_	TBn2	TBn1	TBn0
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TBnON**: Time Base n control

0: Disable 1: Enable

Bit 6~4 Unimplemented, read as "0"

Bit 2~0 **TBn2~TBn0**: Time Base n time-out period selection

 $\begin{array}{l} 000:\ 2^8/f_{PSCn} \\ 001:\ 2^9/f_{PSCn} \\ 010:\ 2^{10}/f_{PSCn} \\ 011:\ 2^{11}/f_{PSCn} \\ 100:\ 2^{12}/f_{PSCn} \\ 100:\ 2^{12}/f_{PSCn} \\ 101:\ 2^{13}/f_{PSCn} \\ 110:\ 2^{14}/f_{PSCn} \\ 111:\ 2^{15}/f_{PSCn} \end{array}$ 

## **Serial Interface Module Interrupt**

The Serial Interface Module Interrupt, also known as the SIM interrupt. A SIM Interrupt request will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface, an I<sup>2</sup>C slave address match or I<sup>2</sup>C bus time-out occurrence. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI and the Serial Interface Interrupt enable bit, SIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the SIM Interrupt vector, will take place. When the Serial Interface Interrupt is

Rev. 1.00 182 April 07, 2021



serviced, the SIMF flag will also be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### **EEPROM Interrupt**

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM erase or write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM erase or write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the DEF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### **UART Interrupt**

Several individual UART conditions can generate a UART interrupt. When one of these conditions occurs, an interrupt signal will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, and the UART interrupt enable bit, UARTE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the UART interrupt vector will take place. When the UART Interrupt is serviced, the UART interrupt request flag, UARTF, will be automatically cleared and the EMI bit will be automatically cleared to disable other interrupts. However, the USR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

### LVD Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVDF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVDE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD interrupt vector will take place. When the Low Voltage Interrupt is serviced, the LVDF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### **Multi-function Interrupt**

Within the device there is one Multi-function interrupt. Unlike the other independent interrupts, this interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the PTM1 interrupts.

Rev. 1.00 183 April 07, 2021



A Multi-function interrupt request will take place when the Multi-function interrupt request flag MFF is set. The Multi-function interrupt flag will be set when any of its included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flag will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.

### **TM Interrupts**

The Compact and Periodic TMs have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. The CTM and PTM0 interrupts have their own individual interrupt vectors respectively while the PTM1 interrupts are contained within the Multi-function Interrupt. For the CTM and PTM0 there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective TM Interrupt enable bit must first be set for the CTM and PTM0. However, the relevant Multi-function Interrupt enable bit, MFE, must also be set for the PTM1. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant TM Interrupt vector locations will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. The CTM or PTM0 interrupt request flag will automatically be cleared. However, for the PTM1 only the related MFF flag will be automatically cleared. As the PTM1 interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

#### **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flag, MFF, will be automatically cleared, the individual request flag for the function needs to be cleared by the

Rev. 1.00 184 April 07, 2021



application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. The option must be defined for proper system function, the details of which are shown in the table.


No.	Options	
Oscillator Option		
1	HIRC frequency selection – f <sub>HIRC</sub> : 8MHz, 12MHz or 16MHz	

Note: When the HIRC has been configured at a frequency shown in this table, the HIRC1 and HIRC0 bits should also be set to select the same frequency to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Rev. 1.00 185 April 07, 2021



# **Application Circuits**



Rev. 1.00 186 April 07, 2021



#### Instruction Set

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

#### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

#### **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.00 187 April 07, 2021



### **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.00 188 April 07, 2021



# **Instruction Set Summary**

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

# **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	*		-
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 Note	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 Note	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 Note	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 Note	С
Logic Operation	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 Note	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	ecrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 Note	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 Note	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 Note	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 Note	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 Note	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			,
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation	1		
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Oper	ation		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m]	Skip if Data Memory is not zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read C	Operation		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneou	is		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

Rev. 1.00 190 April 07, 2021



#### **Extended Instruction Set**

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Arithmetic	Mnemonic	Description Description	Cycles	Flag Affacted
LADD A.[m]         Add Data Memory to ACC         2         Z, C, AC, OV, SC           LADDM A.[m]         Add ACC to Data Memory         2**lote         Z, C, AC, OV, SC           LADC A.[m]         Add Data Memory to ACC with Carry         2         Z, C, AC, OV, SC           LADC A.[m]         Add ACC to Data memory with Carry         2**lote         Z, C, AC, OV, SC           LSUB A.[m]         Subtract Data Memory from ACC         2         Z, C, AC, OV, SC, C.           LSUB A.[m]         Subtract Data Memory from ACC with carry         2         Z, C, AC, OV, SC, C.           LSBC A.[m]         Subtract Data Memory from ACC with Carry, result in Data Memory         2**lote         Z, C, AC, OV, SC, C.           LSBCMA.[m]         Subtract Data Memory from ACC with Carry, result in Data Memory         2**lote         Z, C, AC, OV, SC, C.           LDAA [m]         Decimal adjust ACC for Addition with result in Data Memory         2**lote         Z, C, AC, OV, SC, C.           LODAA [m]         Logical AND Data Memory to ACC         2         Z         Z           LORA A.[m]         Logical AND Data Memory to ACC         2         Z         Z           LORA A.[m]         Logical AND ACC to Data Memory         2**lote         Z           LORA A.[m]         Logical ACC to Data Memory         2**lote         Z		Description	Cycles	Flag Affected
LADDM A.[m]         Add ACC to Data Memory         2 Note         Z, C, AC, OV, SC           LADC A.[m]         Add Data Memory to ACC with Carry         2 Z, C, AC, OV, SC           LADCM A.[m]         Add ACC to Data memory with Carry         2 Note         Z, C, AC, OV, SC           LSUB A.[m]         Subtract Data Memory from ACC         2 Z, C, AC, OV, SC, C.         LSUBMA.[m]         Subtract Data Memory from ACC with result in Data Memory         2 Note         Z, C, AC, OV, SC, C.         LSECA.[m]         Subtract Data Memory from ACC with Carry         2 Z, C, AC, OV, SC, C.         LSECMA.[m]         Subtract Data Memory from ACC with Carry, result in Data Memory         2 Note         Z, C, AC, OV, SC, C.         C         LSECMA.[m]         Subtract Data Memory from ACC with Carry, result in Data Memory         2 Note         Z, C, AC, OV, SC, C.         C         LSECMA.[m]         Logical AND Data Memory from ACC with Carry, result in Data Memory         2 Note         Z, C, AC, OV, SC, C.         C         LSECMA.[m]         Logical AND Data Memory from ACC with Carry, result in Data Memory         2 Note         Z         Z, C, AC, OV, SC, C.         C         Z <t< td=""><td></td><td></td><td></td><td></td></t<>				
LADC A, [m]	L	Add Data Memory to ACC		
LADCM A,[m] Add ACC to Data memory with Carry 2, Note LSUB A,[m] Subtract Data Memory from ACC 2, C, AC, OV, SC, C. LSUB M, A,[m] Subtract Data Memory from ACC with result in Data Memory 2, Note Z, C, AC, OV, SC, C. LSUB M, A,[m] Subtract Data Memory from ACC with result in Data Memory 2, Note Z, C, AC, OV, SC, C. LSBC M, A,[m] Subtract Data Memory from ACC with Carry 2, C, AC, OV, SC, C. LSBC M, A,[m] Subtract Data Memory from ACC with Carry result in Data Memory 2, C, C, AC, OV, SC, C. LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2, Note C C Logic Operation  LAND A,[m] Logical AND Data Memory to ACC 2 Z Z C LORA, A,[m] Logical OR Data Memory to ACC 2 Z Z C LORA, A,[m] Logical OR Data Memory to ACC 2 Z Z LANDM A,[m] Logical ND ACC to Data Memory 2, Note Z LORM A,[m] Logical ND ACC to Data Memory 2, Note Z LORM A,[m] Logical OR ACC to Data Memory 2, Note Z LORM A,[m] Logical ND ACC to Data Memory 2, Note Z LORM A,[m] Logical ND ACC to Data Memory 2, Note Z LORL A,[m] Logical ND ACC to Data Memory 2, Note Z LORL A,[m] Logical ND ACC to Data Memory 2, Note Z LORL A,[m] Complement Data Memory with result in ACC 2 Z LORL A,[m] Complement Data Memory with result in ACC 2 Z LORL A,[m] Logical ND ACC to Data Memory 2, Note Z LORL A,[m] Logical ND ACC to Data Memory 2, Note Z LORL A,[m] Increment Data Memory with result in ACC 2 Z LORL A,[m] Rotate Data Memory right with result in ACC 2 None LRACA [m] Rotate Data Memory right through Carry with result in ACC 2 None LRL A,[m] Rotate Data Memory left with result in ACC 2 None LRL A,[m] Rotate Data Memory left with result in ACC 2 None LRL A,[m] Rotate Data Memory left through Carry with result in ACC 2 C LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C CLRCA [m] Rotate Data Memory left through Carry with result in ACC 2 CLRCA [m] Rotate Data Memory le		•	2 <sup>Note</sup>	
LSUB A,[m] Subtract Data Memory from ACC LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory LSBC A,[m] Subtract Data Memory from ACC with Carry LSBC A,[m] Subtract Data Memory from ACC with Carry LSBC A,[m] Subtract Data Memory from ACC with Carry LSBC A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory LSBC A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory LSBC A,[m] Decimal adjust ACC for Addition with result in Data Memory LDAA [m] Decimal adjust ACC for Addition with result in Data Memory LOGIC Operation LAND A,[m] Logical AND Data Memory to ACC LOR A,[m] Logical OR Data Memory to ACC LCR A,[m] Logical AND Data Memory to ACC LCR A,[m] Logical AND Data Memory to ACC LCR A,[m] Logical AND ACC to Data Memory LORIA A,[m] Logical AND ACC to Data Memory LORIA A,[m] Logical AND ACC to Data Memory LORIA A,[m] Logical AND ACC to Data Memory LCPL [m] Complement Data Memory LCPL [m] Complement Data Memory LCPL [m] Complement Data Memory with result in ACC LCPL [m] Complement Data Memory with result in ACC LINC [m] Increment Data Memory with result in ACC LDEC [m] Decrement Data Memory with result in ACC LDEC [m] Decrement Data Memory with result in ACC LDEC [m] Decrement Data Memory right with result in ACC LDEC [m] Decrement Data Memory right with result in ACC LDEC [m] Decrement Data Memory right with result in ACC LRRA [m] Rotate Data Memory right through Carry with result in ACC LRRC [m] Rotate Data Memory right through Carry with result in ACC LRRC [m] Rotate Data Memory left with result in ACC LRLA [m] Rotate Data Memory left Hrough Carry with result in ACC LRLA [m] Rotate Data Memory left Hrough Carry with result in ACC LRLC [m] Rotate Data Memory left Hrough Carry with result in ACC LRLC [m] Rotate Data Memory left Hrough Carry with result in ACC LRLC [m] Rotate Data Memory left Hrough Carry with result in ACC LRLC [m] Rotate Data Memory left Hrough Carry with result in ACC LRLC [m] Rotate Data Memory left Hrough Carry with result in ACC LRLC [m] Rotate D			_	
LSUBMA,[m] Subtract Data Memory from ACC with result in Data Memory 2 Note 2, C, AC, OV, SC, C, LSBCA,[m] Subtract Data Memory from ACC with Carry 2 Z, C, AC, OV, SC, C, LSBCA,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note 2, C, AC, OV, SC, C, LSBCM, A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note C Z, C, AC, OV, SC, C, C, CDAA, A,[m] Decimal adjust ACC for Addition with result in Data Memory 2 Note C C Logic Operation  LAND A,[m] Logical AND Data Memory to ACC 2 Z Z LOR A,[m] Logical OR Data Memory to ACC 2 Z Z LOR A,[m] Logical OR Data Memory to ACC 2 Z Z LANDM A,[m] Logical AND ACC to Data Memory 2 Note Z LOR A,[m] Logical AND ACC to Data Memory 2 Note Z LOR A,[m] Logical OR ACC to Data Memory 2 Note Z LOR A,[m] Logical OR ACC to Data Memory 2 Note Z LOR LOR A,[m] Logical NOR ACC to Data Memory 2 Note Z LOP LA [m] Complement Data Memory 2 Note Z LOP LA [m] Complement Data Memory with result in ACC 2 Z Z Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z Z LINCE [m] Increment Data Memory with result in ACC 2 Z Z LINCE [m] Decrement Data Memory with result in ACC 2 Z Z LINCE [m] Decrement Data Memory with result in ACC 2 Z Z LINCE [m] Decrement Data Memory with result in ACC 2 Z Z LINCE [m] Decrement Data Memory with result in ACC 2 Z Z LINCE [m] Rotate Data Memory right with result in ACC 2 None LRR [m] Rotate Data Memory right through Carry with result in ACC 2 None LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C CLRCA [m] Rotate Data Memory left through Carry with result in ACC 2 CLRCA [m] Rotate Data Memory left through Carry with result in ACC 2 CLRCA [m] Rotate Data Memory left through Carry with result in ACC 2 CLRCA [m] Rotate Data Memory left through Carry with result in ACC 2 CLRCA [m] Rotate Data Memory left through Carry with result in ACC 2 CLRCA [m] Rotate Data Memory left through Carry with result in ACC 2 CLRCA [m] Rota	LADCM A,[m]	Add ACC to Data memory with Carry	2 <sup>Note</sup>	Z, C, AC, OV, SC
LSBC A,[m] Subtract Data Memory from ACC with Carry 2 Z, C, AC, OV, SC, C. LSBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note Z, C, AC, OV, SC, C. LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Note C  Logic Operation  LAND A,[m] Logical AND Data Memory to ACC 2 Z  LOR A,[m] Logical OR Data Memory to ACC 2 Z  LXOR A,[m] Logical AND ACC 1 2 Z  LXORA,[m] Logical AND ACC 1 2 Z  LXORA,[m] Logical AND ACC 1 2 Z  LANDM A,[m] Logical AND ACC to Data Memory to ACC 2 Z  LANDM A,[m] Logical AND ACC to Data Memory 1 2 Note Z  LORM A,[m] Logical OR ACC to Data Memory 2 Note Z  LORM A,[m] Logical AND ACC to Data Memory 2 Note Z  LORM A,[m] Logical AND ACC to Data Memory 2 Note Z  LORLA [m] Complement Data Memory 2 Note Z  LOPL [m] Complement Data Memory 2 Note Z  LOPLA [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory with result in ACC 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 C  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 None  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRCA [m] Rotate Data Memory left with result in ACC 2 C  LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRCA [m] Rotat	LSUB A,[m]	Subtract Data Memory from ACC		Z, C, AC, OV, SC, CZ
LSBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note C   LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Note C   Logic Operation  LAND A,[m] Logical AND Data Memory to ACC	LSUBM A,[m]	*	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Note C  Logic Operation  LAND A,[m] Logical AND Data Memory to ACC 2 Z  LOR A,[m] Logical OR Data Memory to ACC 2 Z  LXOR A,[m] Logical XOR Data Memory to ACC 2 Z  LANDM A,[m] Logical XOR Data Memory to ACC 2 Z  LANDM A,[m] Logical AND ACC to Data Memory 2 Note Z  LORM A,[m] Logical AND ACC to Data Memory 2 Note Z  LXOR MA,[m] Logical OR ACC to Data Memory 2 Note Z  LXOR MA,[m] Logical XOR ACC to Data Memory 2 Note Z  LXOR MA,[m] Logical XOR ACC to Data Memory 2 Note Z  LXOR MA,[m] Complement Data Memory 2 Note Z  LCPL [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  ROTATE  ROTA	LSBC A,[m]			Z, C, AC, OV, SC, CZ
LOGIC Operation  LAND A,[m] Logical AND Data Memory to ACC 2 Z  LOR A,[m] Logical OR Data Memory to ACC 2 Z  LXOR A,[m] Logical XOR Data Memory to ACC 2 Z  LXOR A,[m] Logical XOR Data Memory to ACC 2 Z  LANDM A,[m] Logical AND ACC to Data Memory 2 Z  LORM A,[m] Logical OR ACC to Data Memory 2 Z  LORM A,[m] Logical OR ACC to Data Memory 2 Z  LORM A,[m] Logical XOR ACC to Data Memory 2 Z  LORM A,[m] Complement Data Memory 2 Z  LOPL [m] Complement Data Memory 2 Z  LOPL [m] Complement Data Memory 2 Z  LOPL [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  ROTALE  LRRA [m] Rotate Data Memory right with result in ACC 2 None  LRR [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 None  LRRC [m] Rotate Data Memory left with result in ACC 2 None  LRLA [m] Rotate Data Memory left with result in ACC 2 C  LRC [m] Rotate Data Memory left with result in ACC 2 C  LRC [m] Rotate Data Memory left with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory le	LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	_	Z, C, AC, OV, SC, CZ
LAND A,[m] Logical AND Data Memory to ACC 2 Z LOR A,[m] Logical OR Data Memory to ACC 2 Z LXOR A,[m] Logical XOR Data Memory to ACC 2 Z LXOR A,[m] Logical XOR Data Memory to ACC 2 Z LANDM A,[m] Logical AND ACC to Data Memory 2 Z LORM A,[m] Logical OR ACC to Data Memory 2 Z LORM A,[m] Logical OR ACC to Data Memory 2 Z LXORM A,[m] Logical XOR ACC to Data Memory 2 Z LXORM A,[m] Logical XOR ACC to Data Memory 2 Z LCPL [m] Complement Data Memory 2 Z LCPL [m] Complement Data Memory 2 Z LCPL [m] Complement Data Memory with result in ACC 2 Z Increment & Decrement LINCA [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z ROTALE LRAA [m] Rotate Data Memory right with result in ACC 2 None LRRA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRC [m] Rotate Data Memory right through Carry with result in ACC 2 None LRRAA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left with result in ACC 2 None LRLA [m] Rotate Data Memory left with result in ACC 2 None LRLA [m] Rotate Data Memory left with result in ACC 2 C LRC [m] Rotate Data Memory left with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRC [m] Rotate Data Memory left through Carry with result in ACC 2	LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 <sup>Note</sup>	С
LOR A,[m] Logical OR Data Memory to ACC 2 Z  LXOR A,[m] Logical XOR Data Memory to ACC 2 Z  LANDM A,[m] Logical AND ACC to Data Memory 2 Z  LORM A,[m] Logical AND ACC to Data Memory 2 Z  LORM A,[m] Logical OR ACC to Data Memory 2 Z  LORM A,[m] Logical COR ACC to Data Memory 2 Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 Z  LCPL [m] Complement Data Memory 2 Z  LCPLA [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory 2 Z  LDEC [m] Decrement Data Memory 2 Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None  LRRA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory right through Carry 2 None  LRCA [m] Rotate Data Memory right through Carry with result in ACC 2 None  LRL [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left with result in ACC 2 C  LRL [m] Rotate Data Memory left with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C	Logic Operatio	n		
LXOR A,[m] Logical XOR Data Memory to ACC  LANDM A,[m] Logical AND ACC to Data Memory  LORM A,[m] Logical OR ACC to Data Memory  LXORM A,[m] Logical OR ACC to Data Memory  LXORM A,[m] Logical XOR ACC to Data Memory  LXORM A,[m] Logical XOR ACC to Data Memory  LXORM A,[m] Logical XOR ACC to Data Memory  LCPL [m] Complement Data Memory  LCPLA [m] Complement Data Memory with result in ACC  LCPLA [m] Complement Data Memory with result in ACC  LINCA [m] Increment Data Memory with result in ACC  LINCA [m] Increment Data Memory  LINCA [m] Decrement Data Memory  LDECA [m] Decrement Data Memory with result in ACC  LDEC [m] Decrement Data Memory  LRRA [m] Rotate Data Memory right with result in ACC  LRRA [m] Rotate Data Memory right with result in ACC  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRC [m] Rotate Data Memory right through Carry  LRCA [m] Rotate Data Memory left with result in ACC  LRCA [m] Rotate Data Memory left with result in ACC  LRCA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC	LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LANDM A,[m] Logical AND ACC to Data Memory 2 Phote Z  LORM A,[m] Logical OR ACC to Data Memory 2 Phote Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 Phote Z  LCPL [m] Complement Data Memory 2 Phote Z  LCPLA [m] Complement Data Memory with result in ACC 2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory with result in ACC 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None  LRR [m] Rotate Data Memory right with result in ACC 2 None  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRCC [m] Rotate Data Memory right through Carry with result in ACC 2 None  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRC [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C	LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LORM A,[m] Logical OR ACC to Data Memory 2 Note Z LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z LCPL [m] Complement Data Memory 2 Note Z LCPLA [m] Complement Data Memory with result in ACC 2 Z Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LDECA [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory 2 Note Z ROTATE  RRAA [m] Rotate Data Memory right with result in ACC 2 None LRR [m] Rotate Data Memory right through Carry with result in ACC 2 C LRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRCA [m] Rotate Data Memory right through Carry with result in ACC 2 None LRACA [m] Rotate Data Memory left through Carry 2 None C LRLA [m] Rotate Data Memory left with result in ACC 2 None LRL [m] Rotate Data Memory left with result in ACC 2 None LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in	LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z LCPL [m] Complement Data Memory 2 Z LCPLA [m] Complement Data Memory with result in ACC 2 Z Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LINC [m] Decrement Data Memory with result in ACC 2 Z LDECA [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None LRR [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory left with result in ACC 2 None LRLA [m] Rotate Data Memory left with result in ACC 2 None LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C	LANDM A,[m]	Logical AND ACC to Data Memory	2 <sup>Note</sup>	Z
LCPL [m] Complement Data Memory  LCPLA [m] Complement Data Memory with result in ACC  2 Z  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC  2 Z  LINCE [m] Increment Data Memory  2 Note  Z  LINCE [m] Decrement Data Memory  2 Decrement Data Memory  2 Decrement Data Memory  2 Decrement Data Memory  2 Note  Z  LDEC [m] Decrement Data Memory  2 Note  Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC  2 None  LRRA [m] Rotate Data Memory right through Carry with result in ACC  2 CC  LRRC [m] Rotate Data Memory right through Carry  2 Note  C LRRC [m] Rotate Data Memory right through Carry  2 None  LRLA [m] Rotate Data Memory left with result in ACC  2 None  LRLA [m] Rotate Data Memory left with result in ACC  2 None  LRLA [m] Rotate Data Memory left with result in ACC  2 None  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 None  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC  2 C  LRLO [m] Rotate Data Memory left through Carry with result in ACC	LORM A,[m]	Logical OR ACC to Data Memory	2 <sup>Note</sup>	Z
LCPLA [m] Complement Data Memory with result in ACC  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC  Increment Data Memory with result in ACC  Increment Data Memory  Increment Dat			2 <sup>Note</sup>	Z
LCPLA [m] Complement Data Memory with result in ACC  Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC  LINC [m] Increment Data Memory	LCPL [m]	Complement Data Memory	2 <sup>Note</sup>	Z
LINCA [m] Increment Data Memory with result in ACC  LINC [m] Increment Data Memory  Decrement Data Memory with result in ACC  DECA [m] Decrement Data Memory with result in ACC  DEC [m] Decrement Data Memory  Decrement Data Memory with result in ACC  Decrement Data Memory  De		Complement Data Memory with result in ACC	2	Z
LINC [m] Increment Data Memory  LDECA [m] Decrement Data Memory with result in ACC  2 Z  LDEC [m] Decrement Data Memory  2 Note  Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC  LRRC [m] Rotate Data Memory right  ROTATE None  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  C C  LRRC [m] Rotate Data Memory right through Carry  2 None  LRRCA [m] Rotate Data Memory right through Carry  2 None  LRLCA [m] Rotate Data Memory left with result in ACC  2 None  LRLA [m] Rotate Data Memory left with result in ACC  2 None  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  C LRLCA [m] Rotate Data Memory left through Carry with result in ACC  C C  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  C C  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  C C  LRLCA [m] Rotate Data Memory left through Carry  C C  LRLCA [m] Rotate Data Memory left through Carry  C C  LRLCA [m] Rotate Data Memory left through Carry  C C  LRLCA [m] Rotate Data Memory left through Carry  C C  LRLCA [m] Rotate Data Memory left through Carry  C C  LRLCA [m] Rotate Data Memory left through Carry  C C	Increment & De	ecrement		
LDECA [m] Decrement Data Memory with result in ACC  LDEC [m] Decrement Data Memory  Rotate  LRRA [m] Rotate Data Memory right with result in ACC  LRRC [m] Rotate Data Memory right  Rotate Data Memory right  LRRCA [m] Rotate Data Memory right  Rotate Data Memory right  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRC [m] Rotate Data Memory right through Carry  Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  Rotate Data Memory left through Carry with result in ACC  Rotate Data Memory left through Carry with result in ACC  Rotate Data Memory left through Carry with result in ACC  Rotate Data Memory left through Carry	LINCA [m]	Increment Data Memory with result in ACC	2	Z
LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory 2 2 Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None  LRR [m] Rotate Data Memory right 2 None  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry 2 2 None  LRLA [m] Rotate Data Memory left with result in ACC 2 None  LRLA [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC C	LINC [m]	Increment Data Memory	2 <sup>Note</sup>	Z
LDEC [m] Decrement Data Memory 2 Note Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None  LRR [m] Rotate Data Memory right 2 None  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry 2 None  LRLA [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left 2 None  LRL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry With result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry With result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left through Carry C  LRLC [m] Rotate Data Memory left C  LRLC [m] Rotate Data Memory LRLC [m] R  LRLC [m]		Decrement Data Memory with result in ACC	2	Z
LRRA [m]       Rotate Data Memory right with result in ACC       2       None         LRR [m]       Rotate Data Memory right       2 <sup>Note</sup> None         LRRCA [m]       Rotate Data Memory right through Carry with result in ACC       2       C         LRRC [m]       Rotate Data Memory right through Carry       2 <sup>Note</sup> C         LRLA [m]       Rotate Data Memory left with result in ACC       2       None         LRL [m]       Rotate Data Memory left       2 <sup>Note</sup> None         LRLCA [m]       Rotate Data Memory left through Carry with result in ACC       2       C         LRLC [m]       Rotate Data Memory left through Carry       2 <sup>Note</sup> C		Decrement Data Memory	2 <sup>Note</sup>	Z
LRR [m]     Rotate Data Memory right     2 <sup>Note</sup> None       LRRCA [m]     Rotate Data Memory right through Carry with result in ACC     2     C       LRRC [m]     Rotate Data Memory right through Carry     2 <sup>Note</sup> C       LRLA [m]     Rotate Data Memory left with result in ACC     2     None       LRL [m]     Rotate Data Memory left     2 <sup>Note</sup> None       LRLCA [m]     Rotate Data Memory left through Carry with result in ACC     2     C       LRLC [m]     Rotate Data Memory left through Carry     2 <sup>Note</sup> C	Rotate	· · · · · · · · · · · · · · · · · · ·		
LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry 2 ROTATION ROTATION CO C LRLA [m] Rotate Data Memory left with result in ACC 2 None LRL [m] Rotate Data Memory left 2 ROTATION ROTATION ROTATION CARRY WITH RESULT IN ACC 2 C LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry CARRY CO C LRLC [m] Rotate Data Memory left through Carry CARRY CO C	LRRA [m]	Rotate Data Memory right with result in ACC	2	None
LRRC [m]     Rotate Data Memory right through Carry     2 None       LRLA [m]     Rotate Data Memory left with result in ACC     2 None       LRL [m]     Rotate Data Memory left     2 None       LRLCA [m]     Rotate Data Memory left through Carry with result in ACC     2 C       LRLC [m]     Rotate Data Memory left through Carry     2 Note       LRLC [m]     Rotate Data Memory left through Carry     2 Note	LRR [m]	Rotate Data Memory right	2 <sup>Note</sup>	None
LRRC [m]     Rotate Data Memory right through Carry     2 None       LRLA [m]     Rotate Data Memory left with result in ACC     2 None       LRL [m]     Rotate Data Memory left     2 None       LRLCA [m]     Rotate Data Memory left through Carry with result in ACC     2 C       LRLC [m]     Rotate Data Memory left through Carry     2 Note       LRLC [m]     Rotate Data Memory left through Carry     2 Note	LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRLA [m]     Rotate Data Memory left with result in ACC     2     None       LRL [m]     Rotate Data Memory left     2 <sup>Note</sup> None       LRLCA [m]     Rotate Data Memory left through Carry with result in ACC     2     C       LRLC [m]     Rotate Data Memory left through Carry     2 <sup>Note</sup> C	LRRC [m]		2 <sup>Note</sup>	С
LRL [m]     Rotate Data Memory left     2 <sup>Note</sup> None       LRLCA [m]     Rotate Data Memory left through Carry with result in ACC     2     C       LRLC [m]     Rotate Data Memory left through Carry     2 <sup>Note</sup> C	LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRLC [m] Rotate Data Memory left through Carry 2 <sup>Note</sup> C		Rotate Data Memory left	2 <sup>Note</sup>	None
Enter [m] From Bala memory for an augment	LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С
	LRLC [m]	Rotate Data Memory left through Carry	2 <sup>Note</sup>	С
Data Move	Data Move			
LMOV A,[m] Move Data Memory to ACC 2 None	LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A Move ACC to Data Memory 2 <sup>Note</sup> None			2 <sup>Note</sup>	None
Bit Operation		•		
LCLR [m].i Clear bit of Data Memory 2 <sup>Note</sup> None		Clear bit of Data Memory	2 <sup>Note</sup>	None
LSET [m].i Set bit of Data Memory 2 <sup>Note</sup> None			2 <sup>Note</sup>	None



Mnemonic	Description	Cycles	Flag Affected
Branch			
LSZ [m]	Skip if Data Memory is zero	2 <sup>Note</sup>	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 <sup>Note</sup>	None
LSNZ [m]	Skip if Data Memory is not zero	2 <sup>Note</sup>	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 <sup>Note</sup>	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 <sup>Note</sup>	None
LSIZ [m]	Skip if increment Data Memory is zero	2 <sup>Note</sup>	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 <sup>Note</sup>	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
Table Read			
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
Miscellaneou	s		
LCLR [m]	Clear Data Memory	2 <sup>Note</sup>	None
LSET [m]	Set Data Memory	2 <sup>Note</sup>	None
LSWAP [m]	Swap nibbles of Data Memory	2 <sup>Note</sup>	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

Rev. 1.00 192 April 07, 2021

<sup>2.</sup> Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



## **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

 $\begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$ 

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C, SC

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z





CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H \text{ or}$ 

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C

Rev. 1.00 194 April 07, 2021



**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

 $PDF \leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV** [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None





NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

Rev. 1.00 196 April 07, 2021



**RLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s) C

**RLCA [m]** Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

**RRA** [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

**RRC [m]** Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C



RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SBC A, x** Subtract immediate data from ACC with Carry

Description The immediate data and the complement of the carry flag are subtracted from the

Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag

will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

Rev. 1.00 198 April 07, 2021



**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$ 

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**SIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if Data Memory is not 0

Description If the specified Data Memory is not 0, the following instruction is skipped. As this requires the

insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m].i \neq 0$ 

Affected flag(s) None

**SNZ [m]** Skip if Data Memory is not 0

Description If the specified Data Memory is not 0, the following instruction is skipped. As this requires the

insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m] \neq 0$ 

Affected flag(s) None

**SUB A,[m]** Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ



**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{aligned} & \text{Operation} & & [m] \leftarrow ACC - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC, CZ} \end{aligned}$ 

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 $\sim$ [m].0  $\leftrightarrow$  [m].7 $\sim$ [m].4

Affected flag(s) None

**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.00 200 April 07, 2021



**TABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBLP and

TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**ITABRD [m]** Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**ITABRDL [m]** Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**XOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A,x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z



### **Extended Instruction Definition**

The extended instructions are used to directly access the data stored in any data memory sections.

**LADC A,[m]** Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

**LADCM A,[m]** Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC + [m] + C \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$ 

**LADD A,[m]** Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

**LADDM A,[m]** Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

**LAND A,[m]** Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

**LANDM A,[m]** Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

LCLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

LCLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None



LCPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow [m]$ 

Affected flag(s) Z

**LCPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow \overline{[m]}$ 

Affected flag(s) Z

**LDAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s)

**LDEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**LDECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**LINC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**LINCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z





LMOV A,[m] Move Data Memory to ACC

The contents of the specified Data Memory are copied to the Accumulator. Description

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

LMOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

LOR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

 $ACC \leftarrow ACC "OR" [m]$ Operation

Affected flag(s) Z

LORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

 $[m] \leftarrow ACC "OR" [m]$ Operation

Affected flag(s) Z

LRL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

LRLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

LRLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s)

LRLCA [m] Rotate Data Memory left through Carry with result in ACC

Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Description

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C



LRR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

**LRRA [m]** Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

LRRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

**LRRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s)

**LSBC A,[m]** Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C, SC, CZ

**LSBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ





**LSDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**LSDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0, the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

LSET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**LSET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation  $[m].i \leftarrow 1$ Affected flag(s) None

**LSIZ** [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**LSIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**LSNZ [m].i** Skip if Data Memory is not 0

Description If the specified Data Memory is not 0, the following instruction is skipped. As this requires the

insertion of a dummy instruction while the next instruction is fetched, it is a three cycle

instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$ 

Affected flag(s) None

Rev. 1.00 206 April 07, 2021



**LSNZ [m]** Skip if Data Memory is not 0

Description If the content of the specified Data Memory is not 0, the following instruction is skipped. As

this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m] \neq 0$ 

Affected flag(s) None

LSUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

**LSUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{aligned} & \text{Operation} & & [m] \leftarrow ACC - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC, CZ} \end{aligned}$ 

**LSWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

**LSWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3\sim ACC.0 \leftarrow [m].7\sim [m].4$ 

 $ACC.7{\sim}ACC.4 \leftarrow [m].3{\sim}[m].0$ 

Affected flag(s) None

**LSZ [m]** Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a three

cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**LSZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None



**LSZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

**LTABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and

TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LTABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LITABRD [m]** Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LITABRDL [m]** Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LXOR A.[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**LXORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

Rev. 1.00 208 April 07, 2021



# **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information



# 24-pin SSOP (150mil) Outline Dimensions








Symbol	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
A	_	0.236 BSC	_		
В	_	0.154 BSC	_		
С	0.008	_	0.012		
C'	_	0.341 BSC	_		
D	_	_	0.069		
E	_	0.025 BSC	_		
F	0.004	_	0.010		
G	0.016	_	0.050		
Н	0.004	_	0.010		
α	0°	_	8°		


Cumhal	Dimensions in mm				
Symbol	Min.	Nom.	Max.		
A	_	6.00 BSC	_		
В	_	3.90 BSC	_		
С	0.20	_	0.30		
C'	_	8.66 BSC	_		
D	_	_	1.75		
E	_	0.635 BSC	_		
F	0.10	_	0.25		
G	0.41	_	1.27		
Н	0.10	_	0.25		
α	0°	_	8°		

Rev. 1.00 210 April 07, 2021



# 28-pin SOP (300mil) Outline Dimensions









	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
А	_	0.406 BSC	_		
В	_	0.295 BSC	_		
С	0.012	_	0.020		
C'	_	0.705 BSC	_		
D	_	_	0.104		
E	_	0.050 BSC	_		
F	0.004	_	0.012		
G	0.016	_	0.050		
Н	0.008	_	0.013		
α	0°	_	8°		

Cumbal	Dimensions in mm				
Symbol	Min.	Nom.	Max.		
A	_	10.30 BSC	_		
В	_	7.50 BSC	_		
С	0.31	_	0.51		
C'	_	17.90 BSC	_		
D	_	_	2.65		
E	_	1.27 BSC	_		
F	0.10	_	0.30		
G	0.40	_	1.27		
Н	0.20	_	0.33		
α	0°	_	8°		



# 28-pin SSOP (150mil) Outline Dimensions







Cumbal	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
A	_	0.236 BSC	_		
В	_	0.154 BSC	_		
С	0.008	_	0.012		
C'	_	0.390 BSC	_		
D	_	_	0.069		
E	_	0.025 BSC	_		
F	0.004	_	0.010		
G	0.016	_	0.050		
Н	0.004	_	0.010		
α	0°	_	8°		

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	_	6.00 BSC	_
В	_	3.90 BSC	_
С	0.20	_	0.30
C'	_	9.90 BSC	_
D	_	_	1.75
Е	_	0.635 BSC	_
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°

Rev. 1.00 212 April 07, 2021



## Copyright<sup>©</sup> 2021 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.