

# Sub-1GHz Low-IF OOK RF Receiver Flash MCU

# BC66F2332

Revision: V1.00 Date: April 23, 2021

www.holtek.com



# **Table of Contents**

Features	
CPU Features	
Peripheral Features	
RF Receiver Features	
General Description	7
Block Diagram	8
Pin Assignment	
Pin Description	9
Absolute Maximum Ratings	10
D.C. Characteristics	11
A.C. Characteristics	12
A/D Converter Electrical Characteristics	12
OPA Electrical Characteristics	13
LVR Electrical Characteristics	13
RF Receiver Electrical Characteristics	13
I <sup>2</sup> C Electrical Characteristics	14
Power on Reset Electrical Characteristics	15
System Architecture	15
Clocking and Pipelining	
Program Counter	16
Stack	17
Arithmetic and Logic Unit – ALU	17
Flash Program Memory	18
Structure	18
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming	
RAM Data Memory	
Structure	
General Purpose Data Memory	
Special Purpose Data Memory	21
Special Function Register Description	
Indirect Addressing Registers – IAR0, IAR1	
Memory Pointers – MP0, MP1	
Bank Pointer – BP	
Accumulator – ACC	
Program Counter Low Byte Register – PCL	
Look-up Table Registers – TBLP, TBLH	24



	Status Register – STATUS	.25
E	EPROM Data Memory	26
	EEPROM Data Memory Structure	.26
	EEPROM Registers	.26
	Reading Data from the EEPROM	.28
	Writing Data to the EEPROM	.28
	Write Protection	.28
	EEPROM Interrupt	.28
	Programming Considerations	.29
0	scillators	30
	Oscillator Overview	
	System Clock Configurations	.30
	Internal RC Oscillator – HIRC	.31
	Internal 32kHz Oscillator – LIRC	.31
	Supplementary Oscillator	.31
0	perating Modes and System Clocks	31
•	System Clocks	
	System Operation Modes	
	Control Register	
	Operating Mode Switching	
	Standby Current Considerations	
	v Wake-up	.39
W	atchdog Timer	39
W	/atchdog Timer	
W	Watchdog Timer Clock Source	.39
W	Watchdog Timer Clock Source Watchdog Timer Control Register	. 39 . 39
	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation	39 39 41
	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation	. 39 . 39 . 41 . <b>42</b>
	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions	39 39 41 <b>42</b> 42
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions	39 41 <b>42</b> 42 45
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions put/Output Ports	39 41 <b>42</b> 42 45 <b>47</b>
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions put/Output Ports Pull-high Resistors	39 41 <b>42</b> 42 45 <b>47</b> 47
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up	39 41 <b>42</b> 42 45 <b>47</b> 47
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers	39 41 <b>42</b> 42 45 <b>47</b> 47 48 48
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions	39 41 <b>42</b> 42 45 <b>47</b> 48 48
R	Watchdog Timer Clock Source. Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation. Reset Functions Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions. I/O Pin Structures	39 41 <b>42</b> 42 45 <b>47</b> 47 48 48 48 50
R	Watchdog Timer Clock Source. Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation. Reset Functions Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions. I/O Pin Structures Programming Considerations.	39 39 41 <b>42</b> 42 42 <b>47</b> 48 48 48 48 50 50
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions I/O Pin Structures Programming Considerations mer Modules – TM	39 41 <b>42</b> 42 42 <b>47</b> 48 48 48 50 50 <b>51</b>
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions I/O Pin Structures Programming Considerations Introduction	39 39 41 <b>42</b> 42 42 <b>47</b> 48 48 48 50 50 <b>51</b> 51
R	Watchdog Timer Clock Source. Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation. Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions. I/O Pin Structures Programming Considerations mer Modules – TM Introduction TM Operation	39 39 41 <b>42</b> 42 45 <b>47</b> 48 48 48 48 50 50 <b>51</b> 51
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions I/O Pin Structures Programming Considerations mer Modules – TM Introduction TM Operation TM Operation	39 39 41 <b>42</b> 42 45 <b>47</b> 47 48 48 48 50 50 <b>51</b> 51
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions I/O Pin Structures Programming Considerations mer Modules – TM Introduction TM Operation TM Operation TM Clock Source. TM Interrupts	39 41 <b>42</b> 45 <b>47</b> 47 48 48 48 48 50 50 <b>51</b> 51 51
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions I/O Pin Structures Programming Considerations mer Modules – TM Introduction TM Operation TM Operation TM Clock Source TM Interrupts TM External Pins	39 41 <b>42</b> 42 45 <b>47</b> 48 48 48 50 <b>51</b> 51 51 51 51
R	Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation eset and Initialisation Reset Functions Reset Initial Conditions Put/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers Pin-Shared Functions I/O Pin Structures Programming Considerations mer Modules – TM Introduction TM Operation TM Operation TM Clock Source. TM Interrupts	39 39 41 <b>42</b> 42 45 <b>47</b> 47 48 48 48 50 50 <b>51</b> 51 51 51 52 52



Standard Type TM – STM	
Standard TM Operation	
Standard Type TM Register Description	
Standard Type TM Operating Modes	
Analog to Digital Converter	
A/D Converter Register Description	67
A/D Operation	69
A/D Converter Input Signal	70
Conversion Rate and Timing Diagram	71
Summary of A/D Conversion Steps	71
Programming Considerations	72
A/D Transfer Function	72
A/D Programming Examples	73
Interrupts	.75
Interrupt Registers	
Interrupt Operation	77
External Interrupt	78
Multi-function Interrupt	78
Time Base Interrupts	79
EEPROM Interrupt	80
TM Interrupt	80
A/D Converter Interrupt	80
Interrupt Wake-up Function	81
Programming Considerations	81
RF Receiver	. 82
Operation Modes	
Sniff RX Mode	83
Configuration Mode	83
Configuration Mode Switching and Timing	85
RF Receiver Register Map	86
Application Circuits	88
Instruction Set	. 89
Introduction	89
Instruction Timing	89
Moving and Transferring Data	
Arithmetic Operations	89
Logical and Rotate Operation	90
Branches and Control Transfer	90
Bit Operations	90
Table Read Operations	90
Other Operations	90
Instruction Set Summary	
Table Conventions	91



Instruction Definition	93
Package Information	
16-pin NSOP-EP (150mil) Outline Dimensions	



### Features

#### **CPU Features**

- Operating Voltage
  - f<sub>sys</sub>=8MHz: 2.5V~5.5V
- Up to 0.5 $\mu$ s instruction cycle with 8MHz system clock at V<sub>DD</sub>=5V
- · Power down and wake-up functions to reduce power consumption
- Two Oscillators
  - Internal High Speed 8MHz RC oscillator HIRC
  - Internal Low Speed 32kHz RC oscillator LIRC
- · Fully intergrated internal oscillators require no external components
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- All instructions executed in one or two instruction cycles
- Table read instructions
- 61 powerful instructions
- 4-level subroutine nesting
- Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 2K×14
- RAM Data Memory: 64×8
- True EEPROM Memory: 32×8
- Watchdog Timer function
- 8 bidirectional I/O lines
- One pin-shared external interrupt
- · Timer Module for time measure, compare match output, PWM output functions
- Dual Time Base functions for generation of fixed time interrupt signals
- 4 external channel 12-bit resolution A/D converter with internal reference voltage  $V_{BG}$
- Low voltage reset function
- Flash program memory can be re-programmed up to 10,000 times
- Flash program memory data retention > 10 years
- True EEPROM data memory can be re-programmed up to 100,000 times
- True EEPROM data memory data retention > 10 years
- Package type: 16-pin NSOP-EP



#### **RF Receiver Features**

- Frequency bands: 315MHz, 433MHz, 868MHz, 915MHz
- Low RX current
  - 3.2mA @ 433MHz
  - 4.0mA @ 868MHz
- Good reception sensitivity under 0.1% BER
  - -112dBm at 10Ksps @ 433MHz
  - -108dBm at 10Ksps @ 868MHz
- Up to 20Ksps symbol rate
- · Support sniff RX application for lower power applications

### **General Description**

The device is Flash Memory type 8-bit high performance RISC architecture microcontrollers. For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.


Analog features include a multi-channel 12-bit A/D converter function. An extremely flexible Timer Module is integrated for providing timing, pulse generation, compare match output and PWM generation functions. Protective features such as an internal Watchdog Timer and Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of internal high and low speed oscillators are provided and can be used as the system oscillators which requires no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


The RF reciever adopts a fully-integrated, low-IF OOK receiver with an automatic gain control (AGC) and a fully-integrated OOK demodulator. The synthesizer is formed by an integrated VCO and a fractional-N PLL to support 315, 433, 868, and 915MHz frequency bands. It only requires a crystal and a minimum number of passive components to implement an OOK receiver function. The inclusion of flexible I/O programming features, Time Base functions along with many other features ensure that the device will find excellent use in applications such as wireless doorbells, wireless switches, lamp remote controllers,smart home appliances.



# **Block Diagram**



# **Pin Assignment**



Note: Bracketed pin names indicate non-default pinout remapping locations and can be selected by configuring the IFS0 register.



# Pin Description

With the exception of the power pins and some relevant RF receiver pins, all pins on the device can be referenced by their Port name, e.g. PA0, PA1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OPT	I/T	O/T	Description		
PA0/STP0/AN0/	PA0	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
ICPDA	STP0	PASR	—	COMS	STM output		
	AN0	PASR	AN		A/D Converter external input channel 0		
	ICPDA	—	ST	CMOS	ICP Data/Address pin		
PA1/STP0B/AN1/	PA1	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
VREF	STP0B	PASR	_	COMS	STM inverted output		
	AN1	PASR	AN		A/D Converter external input channel 1		
	VREF	PASR	AN	_	A/D Converter external reference input		
	PA2	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
PA2/INT/STP0/ AN2/VREFO	INT	PASR IFS0	ST	_	External interrupt input		
,	STP0	PASR	_	COMS	STM output		
	AN2	PASR	AN	_	A/D Converter external input channel 2		
	VREFO	PASR	_	AN	A/D Converter reference voltage output		
	PA3	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
	INT	IFS0	ST	_	External interrupt input		
PA3/INT/SD/SCL	SD	_	ST	_	RF RX mode shut down control, should be pulled low in RX mode		
	SCL	_	ST	—	RF configuration mode I <sup>2</sup> C clock input line		
	PA4	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
PA4/DO/SDA	DO	—	—	CMOS	RF RX mode demodulated data output		
	SDA	_	ST	_	RF configuration mode I <sup>2</sup> C data line		
	PA5	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
PA5/INT/STP0B/ AN3	INT	PASR IFS0	ST	—	External interrupt input		
	STP0B	PASR	_	COMS	STM inverted output		
	AN3	PASR	AN		A/D Converter external input channel 3		
PA6/STCK0	PA6	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up		
	STCK0	IFS0	ST	_	STM clock input		



Pin Name	Function	OPT	I/T	O/T	Description
	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/INT/STCK0/	INT	IFS0	ST	_	External interrupt input
RES/ICPCK	STCK0	IFS0	ST	—	STM clock input
	RES	RSTC	ST	_	External reset input
	ICPCK	_	ST	CMOS	ICP Clock pin
VDD/AVDD	VDD		PWR	_	Digital positive power supply
VDD/AVDD	AVDD		PWR	_	Analog positive power supply
VSS/AVSS	VSS	_	PWR	_	Digital negative power supply, ground
V35/AV35	AVSS	_	PWR	_	Analog negative power supply, ground
RFIN	RFIN		AN	_	RF LNA signal input
XI	XI	_	AN	_	RF crystal oscillator input
ХО	ХО	_	_	AN	RF crystal oscillator output
VDDRF	VDDRF	_	PWR	_	RF analog positive power supply
DVDDRF	DVDDRF		PWR	_	RF digital positive power supply
NC	—		—	—	No Connection
EP	EP	_	PWR	_	Exposed pad, must be connected to ground

Legend: I/T: Input type;

O/T: Output type;

OPT: Optional by register option;

PWR: Power; CMOS: CMOS output; AN: Analog signal. ST: Schmitt Trigger input; NMOS: NMOS output;

# Absolute Maximum Ratings

Supply Voltage	$V_{\text{SS}}0.3V$ to $V_{\text{SS}}\text{+-}6.0V$
Input Voltage	$V_{\text{SS}}0.3V$ to $V_{\text{DD}}\text{+-}0.3V$
Storage Temperature	50°C to 125°C
Operating Temperature	-40°C to 85°C
I <sub>OL</sub> Total	
I <sub>OH</sub> Total	
Total Power Dissipation	500mW
ESD HBM	$\pm 2kV$

The device is ESD sensitive. HBM (Human Body Mode) is based on MIL-STD-883.

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# D.C. Characteristics

0	Demonster		Test Conditions		<b>.</b>		
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
Vdd	Operating Voltage (HIRC)	_	f <sub>SYS</sub> =8MHz	2.5	_	5.5	V
1	Operating Current,	3V	No load, f <sub>H</sub> =8MHz, ADC off,	_	1.0	2.0	mA
DD1	Normal Mode, f <sub>SYS</sub> =f <sub>H</sub> (HIRC)	5V	WDT enable, LVR enable	—	2.0	3.0	mA
	Operating Current,	3V	No load, f <sub>sys</sub> =LIRC, ADC off,	—	20	30	μA
DD2	Slow Mode, f <sub>SYS</sub> =f <sub>L</sub> =LIRC	5V	WDT enable, LVR enable	—	30	60	μA
		3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /2, ADC off,	_	1.0	1.5	mA
		5V	WDT enable, LVR enable	—	1.5	2.0	mA
		3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /4, ADC off,	—	0.9	1.3	mA
		5V	WDT enable, LVR enable	—	1.3	1.8	mA
		3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /8, ADC off,	—	0.8	1.1	mA
DD3	Operating Current,	5V	WDT enable, LVR enable	—	1.1	1.6	mA
IDD3	Normal Mode, f <sub>H</sub> =8MHz (HIRC)	3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /16, ADC off,	—	0.7	1.0	mA
		5V	WDT enable, LVR enable	—	1.0	1.4	mA
		3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /32, ADC off,	—	0.6	0.9	mA
		5V	WDT enable, LVR enable	—	0.9	1.2	mA
		3V	No load, f <sub>SYS</sub> =f <sub>H</sub> /64, ADC off,	—	0.5	0.8	mA
		5V	WDT enable, LVR enable	—	0.8	1.1	mA
I	IDLE0 Mode Standby Current	3V	No load, ADC off, WDT enable,	_	1.3	3.0	μA
IDLE0	(LIRC on)	5V	LVR disable	—	5.0	10	μA
	IDLE1 Mode Standby Current	3V	No load, ADC off, WDT enable,	—	0.8	1.6	mA
IDLE1	(HIRC)	5V	f <sub>sys</sub> =8MHz on	—	1.0	2.0	mA
1	SLEEP0 Mode Standby Current	3V	No load, ADC off, WDT disable,	—	0.1	1.0	μA
SLEEP0	(LIRC off)	5V	LVR disable	—	0.3	2.0	μA
1	SLEEP1 Mode Standby Current	3V	No load, ADC off, WDT enable,	—	1.3	5.0	μA
SLEEP1	(LIRC on)	5V	LVR disable	—	2.2	10	μA
	Input Low Voltage for I/O Ports	5V	—	0		1.5	V
VIL	(Except RES Pin)	_	—	0	_	$0.2V_{\text{DD}}$	V
	Input Low Voltage for RES Pin	_	—	0		$0.4V_{DD}$	V
	Input High Voltage for I/O Ports	5V	—	3.5	_	5.0	V
VIH	(Except RES Pin)			0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	Input High Voltage for RES Pin	_	_	$0.9V_{\text{DD}}$		V <sub>DD</sub>	V
1	1/O Port Sink Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	18	36	-	mA
IOL	I/O Port Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	40	80	-	mA
Leve	1/O Port Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-3	-6	—	mA
Іон	I/O Port Source Current	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-7	-14	—	mA
D	Pull high Posistones for 1/0 Post-	3V	_	20	60	100	kΩ
R <sub>PH</sub>	Pull-high Resistance for I/O Ports	5V	_	10	30	50	kΩ



# A.C. Characteristics

						٦	Га=25°С
Symbol	Parameter	Tes	st Conditions	Min.	Turn	Max.	Unit
	Falameter	VDD	Condition	IVIII.	Тур.	IVIAX.	Unit
f <sub>CPU</sub>	Operating Clock	2.5V~5.5V		DC	_	8	MHz
		3V/5V	Ta=25°C	-2%	8	+2%	MHz
func	System Clock (HIRC)	3V/5V	Ta=0°C to 70°C	-5%	8	+5%	MHz
THIRC	System Clock (HIRC)	2.5V~5.5V	Ta=0°C to 70°C	-8%	8	+8%	MHz
		2.5V~5.5V	Ta=-40°C to 85°C	-12%	8	+12%	MHz
f <sub>LIRC</sub>	System Clock (LIRC)	2.5V~5.5V	Ta=-40°C to 85°C	8	32	50	kHz
<b>t</b> <sub>TIMER</sub>	STCK0 Pulse Width	_		0.3	_	—	μs
t <sub>RES</sub>	External Reset Low Pulse Width	—	—	10	—	—	μs
t <sub>INT</sub>	Interrupt Pulse Width	_	_	0.3	_	—	μs
t <sub>EERD</sub>	EEPROM Read Time	—	—	—	2	4	tsys
t <sub>EEWR</sub>	EEPROM Write Time	_		_	4	5	ms
	System Start-up Timer Period		fsys=HIRC	16	_	_	
t <sub>SST</sub>	(Wake-up from HALT, f <sub>SYS</sub> off at HALT State)	—	f <sub>sys</sub> =LIRC	2		_	t <sub>sys</sub>
t <sub>RSTD</sub>	System Reset Delay Time (Power On Reset, LVR Reset, WDT S/W Reset(WDTC))	_	_	25	50	100	ms
	System Reset Delay Time (RES Reset, WDT Overflow Reset)		_	8.3	16.7	33.3	ms

Note: 1. t<sub>SYS</sub>=1/f<sub>SYS</sub>

2. To maintain the accuracy of the internal HIRC oscillator frequency, a  $0.1\mu$ F decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.

# A/D Converter Electrical Characteristics

Ta=-40°C~85°C

Symbol	Parameter	Tes	at Conditions	Min	<b>.</b>	Max	11
	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
AV <sub>DD</sub>	Operating Voltage	_		2.7	_	5.5	V
Vadi	Input Voltage	_	—	0	_	$AV_{DD}/V_{REF}$	V
V	Deference Valtage	3V		2		AVpp	V
Vref	Reference Voltage	5V		2	_	AVDD	v
		2.7V	., ., .,		_	+3	
DNL	Differential Non-linearity	3V	V <sub>REF</sub> =AV <sub>DD</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-3			LSB
		5V	TADCK-0.0µ3				
	Integral Non-linearity	2.7V	., ., .,	-4	_	+4	
INL		3V	V <sub>REF</sub> =AV <sub>DD</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				LSB
		5V	tabck=0.5µ3				
	Additional Current for A/D Converter	3V	No load t =0 Euro	_	1	2	mA
ADC	Enable	5V	No load, t <sub>ADCK</sub> =0.5µs		1.5	3.0	mA
t <sub>ADCK</sub>	Clock Period	2.7V~5.5V	_	0.5	_	10.0	μs
t <sub>ADC</sub>	Conversion Time (Including A/D Sampling and Hold Time)	2.7V~5.5V	12-bit A/D Converter	16	_	20	<b>t</b> adck
t <sub>ADS</sub>	Sampling Time	2.7V~5.5V	—	_	4	_	<b>t</b> <sub>ADCK</sub>
t <sub>on2st</sub>	A/D Converter On-to-Start Time	2.7V~5.5V	_	4	_	_	μs



# **OPA Electrical Characteristics**

Ta=:										
Symbol	Demonster		Test Conditions	Min	_		Unit			
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit			
AV <sub>DD</sub>	OPA Operating Voltage	_	_	2.7	_	5.5	V			
IOPA	OPA Operating Current	5V	No load	_	200	350	μA			
V <sub>OPOS1</sub>	Input Offset Voltage	5V	—	-15	—	15	mV			
V <sub>CM</sub>	Common Mode Voltage Range	5V	_	0.2	_	V <sub>DD</sub> -1.4	V			
PSRR	Power Supply Rejection Ratio	5V	_	60	80	—	dB			
CMRR	Common Mode Rejection Ratio	5V	_	60	80	—	dB			
SR	Slew Rate +, Slew Rate -	5V	—	0.8	1.5	_	V/µs			
GBW	Gain Band Width	5V	_	500	_	_	kHz			
ERRG	OPA Gain Error	5V	Gain=1/2/3/4 If OPA input voltage ≥ 0.2V	-5	Gain	+5	%			
<b>t</b> start	OPA Turn On Stable Time	_	No external load	_	_	22	μs			

# LVR Electrical Characteristics

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
	Farameter	VDD	Conditions	IVIII.			Unit
VLVR	Low Voltage Reset Voltage	—	LVR Enable, 2.1V option	-5%	2.1	+5%	V
V <sub>BG</sub>	Reference Output with Buffer	—	Ta=25°C @3.15V	-5%	1.04	+5%	V
t <sub>BGS</sub>	V <sub>BG</sub> Turn On Stable Time	—	No load	_	_	200	μs
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	—	_	160	320	640	μs

# **RF Receiver Electrical Characteristics**

Ta=25°C,  $V_{DDRF}$ =5.0V,  $f_{XTAL}$ =16MHz, OOK demodulation with matching circuit, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
VDDRF	RF Receiver Operating Voltage	_	2.5	5.0	5.5	V	
Current Co	onsumption						
ISLP	Current Consumption, Deep Sleep Mode	_	_	0.5	_	μA	
		@315MHz	_	3.4	_		
I <sub>RX</sub> (	Current Consumption BX Mode	@433MHz	—	3.2	_	m۸	
	Current Consumption, RX Mode	@868MHz	—	4.0	—	mA	
		@915MHz	—	4.0	_		
Receiver 0	Characteristics						
		_	_	315		MHz	
£	RF Frequency Range	_	—	433.92	_		
f <sub>RF</sub>		_	_	868.35			
		_	_	915	_		
SR	Symbol Rate	OOK Modulation	0.5	_	20	Ksps	
	RX Sensitivity – 433.92MHz	SR=1Ksps, BER=0.1%		-112			
<b>D</b>	(Instrument: Keysight E4438C)	SR=10Ksps, BER=0.1%	_	-112	_	al Dura	
P <sub>SENS</sub>	RX Sensitivity – 868.35MHz	SR=1Ksps, BER=0.1%	_	-108	_	dBm	
	(Instrument: Keysight E4438C)	SR=10Ksps, BER=0.1%	_	-108	_		



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
05	Dessiver Cruzieus Erziesien	25MHz~1GHz			-57	- Dura	
SE <sub>RX</sub>	Receiver Spurious Emission	Above 1GHz			-47	dBm	
	Placking Immunity	±2MHz offset		40	—	dBc	
	Blocking Immunity	±10MHz offset		64	—	UDC	
LO Charac	teristics						
		_	300	_	360		
f <sub>LO</sub>	Frequency Coverage Range	_	390		450	MHz	
		_	850		935		
	Frequency Resolution	_			0.1	kHz	
	Synthesizer Locking Time	_		130	—	μs	
<b>RF</b> Receiv	er Crystal Oscillator Characteristics	,					
<b>f</b> xtal	RF receiver Crystal frequency	General case		16	_	MHz	
tsu	X'tal Startup Time	f <sub>XTAL</sub> =16MHz (Note)		0.5	—	ms	
ESR	X'tal Equivalent Series Resistance	_			100	Ω	
CL	X'tal Load Capacitance	_	_	16	_	pF	
TOL	X'tal Tolerance	_	-20	_	+20	ppm	

Note: X'tal start-up time is characterized by a reference design using the 49US XO.

# I<sup>2</sup>C Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
f <sub>SCL</sub>	Serial Clock Frequency		—	_	1	MHz
t <sub>BUF</sub>	Bus Free Time between Stop and Start Condition	SCL=1MHz	250	—	_	ns
t <sub>LOW</sub>	SCL Low Time	SCL=1MHz	500	_		ns
t <sub>ніGH</sub>	SCL High Time	SCL=1MHz	500		_	ns
t <sub>su(DAT)</sub>	Setup Time SDA $\rightarrow$ SCL	SCL=1MHz	100	—	_	ns
t <sub>su(STA)</sub>	Start Condition Setup Time	SCL=1MHz	250		—	ns
t <sub>su(STO)</sub>	Stop Condition Setup Time	SCL=1MHz	250		_	ns
t <sub>h(DAT)</sub>	Hold Time SDA $\rightarrow$ SCL	SCL=1MHz	100		_	ns
t <sub>h(STA)</sub>	Start Condition Hold Time	SCL=1MHz	250		_	ns
t <sub>r(SCL)</sub>	Rise Time of SCL Signal	SCL=1MHz	_		100	ns
t <sub>f(SCL)</sub>	Fall Time of SCL Signal	SCL=1MHz	_		100	ns
t <sub>r(SDA)</sub>	Rise Time of SDA Signal	SCL=1MHz	_	_	100	ns
t <sub>f(SDA)</sub>	Fall Time of SDA Signal	SCL=1MHz	—		100	ns



Ta=25°C

Question	Devenueter		st Conditions	D.d.i.e	True		11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	—	—	—	—	100	mV
RRPOR	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset		—	0.035	_		V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	_		1	_	_	ms

### **Power on Reset Electrical Characteristics**




## **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and Periodic performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O control system and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

#### **Clocking and Pipelining**


The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.





#### System Clocking and Pipelining

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter	ər
Program Counter High Byte	PCL Register
PC9~PC8	PCL7~PCL0


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.



#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 4 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching. If the stack is overflow, the first Program Counter save in the stack will be lost.



#### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI




### **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, this Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### Structure

The Program Memory has a capacity of  $2K \times 14$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



#### Program Memory Structure

#### **Special Vectors**


Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP. This register defines the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRDC[m]" or "TABRDL[m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".





The accompanying diagram illustrates the addressing data flow of the look-up table.

#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K words Program Memory of the device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRDC[m" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRDC[m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### **Table Read Program Example**

tempreg1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
:	
:	
mov a,06h	; initialise low table pointer - note that this address is referenced
mov tblp,a	; to the last page or present page
:	
:	
tabrdl tempregl	; transfers value in table referenced by table pointer data at program
	; memory address "706H" transferred to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrdl tempreg2	; transfers value in table referenced by table pointer data at program
	; memory address "705H" transferred to tempreg2 and TBLH in this
	; example the data "1AH" is transferred to tempreg1 and data "OFH" to
	; register tempreg2
:	
:	
org 700h	; sets initial address of program memory
dc 00Ah, 00Bh, 00C	h, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:	
:	




#### In Circuit Programming

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Function
ICPDA	PA0	Programming Serial Data
ICPCK	PA7	Programming Serial Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and ground. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.



### **RAM Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.


#### Structure

Divided into two sections, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The overall Data Memory is subdivided into two banks. The Special Purpose Data Memory registers are accessible in all banks, with the exception of the EEC register at address 40H, which is only accessible in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory is the address 00H.

#### **General Purpose Data Memory**

There is 64×8 bytes of general purpose data memory which are arranged in 40H~7FH of Bank 0. All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.



**General Purpose Data Memory** 

#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



20H

21H

Bank0 & Bank1 SADOL

SADOH

	Bank0 & Bank1	
00H	IAR0	
01H	MP0	
02H	IAR1	
03H	MP1	
04H	BP	
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	Unused	
0AH	STATUS	
0BH	SMOD	
0CH	Unused	
0DH	INTEG	
0EH	INTC0	
0FH	INTC1	
10H	Unused	
11H	MFI0	
12H	Unused	
13H	Unused	
14H	PA	
15H	PAC	
16H	PAPU	
17H	PAWU	
18H	IFS0	
19H	WDTC	
1AH	Unused	
1BH	ТВС	
1CH	SMOD1	
1DH	Unused	
1EH	EEA	
1FH	EED	
	: Unused, read as "00"	

22H	SADC0
23H	SADC1
24H	SADC2
25H	RSTC
26H	PASR
27H	Unused
28H	STM0C0
29H	STM0C1
2AH	STM0DL
2BH	STM0DH
2CH	STM0AL
2DH	STM0AH
2EH 3FH	Unused

Special Purpose Data Memory Structure



# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

#### Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

#### Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example

```
data .section 'data
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
       db ?
block
code .section at 0 'code'
org OOh
start:
     mov a,04h
                         ; setup size of block
    mov block,a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
     mov mp0,a
                         ; setup memory pointer with first RAM address
loop:
                         ; clear the data at address defined by mp0
     clr IAR0
     inc mp0
                         ; increment memory pointer
     sdz block
                          ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



#### Bank Pointer – BP

For this device, the Data Memory is divided into two banks, Bank0 and Bank1. Selecting the required Data Memory area is achieved using the Bank Pointer. Bit 0 of the Bank Pointer is used to select Data Memory Banks 0~1.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from Bank1 must be implemented using Indirect Addressing.

#### • BP Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	DMBP0
R/W	—	_	_	—	—	—	—	R/W
POR	_	—	—	—		_		0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **DMBP0**: Select Data Memory Banks 0: Bank 0 1: Bank 1

#### Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### Program Counter Low Byte Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Look-up Table Registers – TBLP, TBLH

These two special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP is the table pointer and indicate the location where the table data is located. Its value must be setup before any table read commands are executed. Its value can be changed, for example using the "INC" or "IDEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.



#### Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status register are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

Bit	7	6	5	4	3	2	1	0
Name	—	—	то	PDF	OV	Z	AC	С
R/W	—	—	R	R	R/W	R/W	R/W	R/W
POR	—	—	0	0	×	×	×	×
TOR			0	0	~	~		": unkno

#### STATUS Register

	"×": unknown
Bit 7~6	Unimplemented, read as "0"
Bit 5	<b>TO</b> : Watchdog Time-Out flag 0: After power up or executing the "ICLR WDT" or "IHALT" instruction 1: A watchdog time-out occurred
Bit 4	<ul><li>PDF: Power down flag</li><li>0: After power up or executing the "CLR WDT" instruction</li><li>1: By executing the "IHALT" instruction</li></ul>
Bit 3	<ul> <li>OV: Overflow flag</li> <li>0: no overflow</li> <li>1: an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa</li> </ul>
Bit 2	<b>Z</b> : Zero flag 0: The result of an arithmetic or logical operation is not zero 1: The result of an arithmetic or logical operation is zero



- Bit 1 AC: Auxiliary flag 0: no auxiliary carry 1: an operation results in a carry out of the low nibbles in addition, or no borrow
  - from the high nibble into the low nibble in subtraction
- Bit 0 C: Carry flag
  - 0: no carry-out
  - 1: an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation
  - The "C" flag is also affected by a rotate through carry instruction.

### **EEPROM Data Memory**

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

#### **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is  $32 \times 8$  bits. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped and is therefore not directly accessible in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using one address register and one data register in Bank 0 and a single control register in Bank 1.

#### **EEPROM Registers**

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Bank1, cannot be directly addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

Register				B	it			
Name	7	6	5	4	3	2	1	0
EEA	_	_	_	D4	D3	D2	D1	D0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	_	_	_	_	WREN	WR	RDEN	RD

**EEPROM Control Register List** 

#### • EEA Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	D4	D3	D2	D1	D0
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **D4~D0**: Data EEPROM address

Data EEPROM address bit 4 ~ bit 0



#### • EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Data EEPROM data

Data EEPROM data bit 7 ~ bit 0

#### • EEC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	WREN	WR	RDEN	RD
R/W	—	—	_	—	R/W	R/W	R/W	R/W
POR	—		_	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data

EEPROM write operations.

#### Bit 2 WR: EEPROM Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

#### Bit 1 RDEN: Data EEPROM Read Enable

0: Disable

1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

#### Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

- Note: 1. The WREN, WR, RDEN and RD can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.
  - 2. Ensure that the  $f_L$  clock is stable before executing the write operation.
  - 3. Ensure that the write operation is totally complete before changing the contents of the EEPROM related registers.



#### Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

#### Writing Data to the EEPROM

The EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

#### Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

#### **EEPROM Interrupt**

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global, EEPROM Interrupt are enabled and the stack is not full, a subroutine call to the EEPROM Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EEPROM Interrupt flag DEF will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



#### Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be Periodic by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

#### **Programming Examples**

#### Reading Data from the EEPROM – Polling Method

MOV A, EEPROM_ADRES ;	user defined address
MOV EEA, A	
MOV A, 040H ;	setup memory pointer MP1
MOV MP1, A ;	MP1 points to EEC register
MOV A, 01H ;	setup Bank Pointer
MOV BP, A	
SET IAR1.1 ;	set RDEN bit, enable read operations
SET IAR1.0 ;	start Read Cycle - set RD bit
BACK:	
SZ IAR1.0 ;	check for read cycle end
JMP BACK	
CLR IAR1 ;	disable EEPROM read if no more read operations are required
CLR BP	
MOV A, EED ;	move read data to register
MOV READ_DATA, A	

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

#### Writing Data to the EEPROM – Polling Method

· _	; user defined address
MOV EEA, A	
MOV A, EEPROM DATA	; user defined data
MOV EED, A	
MOV A, 040H	; setup memory pointer MP1
MOV MP1, A	; MP1 points to EEC register
MOV A, 01H	; setup Bank Pointer
MOV BP, A	
CLR EMI	
SET IAR1.3	; set WREN bit, enable write operations
SET IAR1.2	; start Write Cycle - set WR bit- executed immediately after
	; setting WREN bit
SET EMI	
BACK:	
SZ IAR1.2	; check for write cycle end
JMP BACK	
CLR BP	



### Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through registers.

#### **Oscillator Overview**


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Freq.
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz

Oscill	ator	Types
--------	------	-------

#### System Clock Configurations

There are two methods of generating the system clock, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 8MHz RC oscillator. The low speed oscillator is the internal 32kHz RC oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK bit and CKS2 ~ CKS0 bits in the SMOD register and as the system clock can be dynamically selected.



System Clock Configurations



#### Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

#### Internal 32kHz Oscillator – LIRC

The internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

#### Supplementary Oscillator

The low speed oscillator, in addition to providing a system clock source is also used to provide a clock source to two other device functions. These are the Watchdog Timer and the Time Base Interrupts.

### **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


#### System Clocks

The device has two different clock sources for both the CPU and peripheral function operation. By providing the user with clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency,  $f_H$ , or a low frequency,  $f_L$ , and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from HIRC oscillator. The low speed system clock source can be sourced from the internal clock,  $f_L$ . The other choice, which is a divided version of the high speed system oscillator has a range of  $f_H/2~f_H/64$ .

There is one additional internal clock for the peripheral circuits, the Time Base clock,  $f_{TBC}$ .  $f_{TBC}$  is sourced from the LIRC oscillators. The  $f_{TBC}$  clock is used as a source for the Time Base interrupt functions and for the TMs.





**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_L$  from  $f_H$ , the high speed oscillation will stop to conserve the power. Thus there is no  $f_{H} \sim f_H/64$  for peripheral circuit to use.

#### **System Operation Modes**

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP0, SLEEP1, IDLE0 and IDLE1 modes are used when the microcontroller CPU is switched off to conserve power.

Operating	Description							
Mode	CPU	<b>f</b> sys	<b>f</b> <sub>LIRC</sub>	<b>f</b> <sub>твс</sub>				
NORMAL mode	On	f <sub>H</sub> ~f <sub>H</sub> /64	On	On				
SLOW mode	On	fL	On	On				
IDLE0 mode	Off	Off	On	On				
IDLE1 mode	Off	On	On	On				
SLEEP0 mode	Off	Off	Off	Off				
SLEEP1 mode	Off	Off	On	Off				

#### NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source will come from the high speed oscillator HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.



#### SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from the low speed oscillator LIRC. Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode, the  $f_H$  is off.

#### SLEEP0 Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP0 mode the CPU will be stopped, and the  $f_{LIRC}$  clock will be stopped too, and the Watchdog Timer function is disabled.

#### SLEEP1 Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP1 mode the CPU will be stopped. However the  $f_{LIRC}$  clocks will continue to operate if the Watchdog Timer function is enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the SMOD1 register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU but some peripheral functions will remain operational such as the Watchdog Timer and TMs. In the IDLE0 Mode, the system oscillator will be stopped.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the SMOD1 register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational such as the Watchdog Timer and TMs. In the IDLE1 Mode, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator. In the IDLE1 Mode, the Watchdog Timer clock,  $f_{LIRC}$ , will be on.

#### **Control Register**

A single register, SMOD, is used for overall control of the internal clocks within the device.

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	LTO	HTO	IDLEN	HLCLK
R/W	R/W	R/W	R/W	—	R	R	R/W	R/W
POR	0	0	0	—	0	0	1	1

#### SMOD Register

Bit 7~5 CKS2~CKS0: The system clock selection when HLCLK is "0"

000: fl(flirc)
$001: f_L(f_{LIRC})$
010: f <sub>H</sub> /64
011: f <sub>H</sub> /32
100: $f_H/16$
101: $f_{H}/8$
110: f <sub>H</sub> /4
111: f <sub>H</sub> /2

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source, which can be directly derived from the LIRC, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4	Unimplemented, read as "0"
Bit 3	LTO: Low speed system oscillator ready flag 0: Not ready 1: Ready
	This is the low speed system oscillator ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will be low when in the SLEEP0 mode, but after a wake-up has occurred the flag will change to a high level after 1~2 cycles if the LIRC oscillator is used.
Bit 2	HTO: High speed system oscillator ready flag 0: Not ready 1: Ready
	This is the high speed system oscillator ready flag which indicates when the high speed system oscillator is stable. This flag is cleared to "0" by hardware when the device is powered on and then changes to a high level after the high speed system oscillator is stable. Therefore this flag will always be read as "1" by the application program after device power-on.
Bit 1	IDLEN: IDLE Mode Control 0: Disable 1: Enable
	This is the IDLE Mode Control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the device will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running but the system clock will continue to keep the peripheral functions operational, if FSYSON bit is high. If FSYSON bit is low, the CPU and the system clock will all stop in IDLE0 mode. If the bit is low the device will enter the SLEEP Mode when a HALT instruction is executed.
Bit 0	HLCLK: System Clock Selection $0: f_H/2 \sim f_H/64$ or $f_L$ $1: f_H$
	This bit is used to select if the $f_H$ clock or the $f_H/2 \sim f_H/64$ or $f_L$ clock is used as the system clock. When the bit is high the $f_H$ clock will be selected and if low the $f_H/2 \sim f_H/64$ or $f_L$ clock will be selected. When system clock switches from the $f_H$ clock to the $f_L$ clock and the $f_H$ clock will be automatically switched off to conserve power.
Note:	A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits and HLCLK bit. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.
	Clock switching delay time = $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$ , where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and $t_{SYS}$ indicates the current system clock period.
SW0	D1 Pagistor

#### SMOD1 Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	—	—	—	D3	LVRF	—	WRF
R/W	R/W	—	_	—	R/W	R/W	—	R/W
POR	0	—	—	—	0	х	—	0

"x": unknown

Bit 7 **FSYSON:** f<sub>SYS</sub> Control in IDLE Mode 0: Disable

1: Enable

Bit 6~4 Unimplemented, read as "0"

Bit 3 D3: Reserved bit




Bit 2	LVRF: LVR function reset flag 0: Not active 1: Active This bit can be clear to "0", but can not be set to "1".				
Bit 1	Unimplemented, read as "0"				
Bit 0	WRF: WDT Control register software reset flag 0: Not occur 1: Occurred				
	This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.				

#### **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the SMOD1 register.

When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source,  $f_{\rm H}$ , to the clock source,  $f_{\rm H}/2 \sim f_{\rm H}/64$  or  $f_{\rm L}$ . If the clock is from the  $f_{\rm L}$ , the high speed clock source will stop running to conserve power. When this happens it must be noted that the  $f_{\rm H}/16$  and  $f_{\rm H}/64$  internal clock sources will also stop running, which may affect the operation of other internal functions such as the TMs.






#### NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the HLCLK bit to "0" and setting the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.


The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.



#### SLOW Mode to NORMAL Mode Switching

In SLOW Mode the system uses LIRC low speed system oscillator. To switch back to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set to "1" or HLCLK bit is "0", but CKS2~CKS0 is set to "0101", "011", "100", "101", "110" or "111". As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked.





## Entering the SLEEP0 Mode

There is only one way for the device to enter the SLEEP0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT off. When this instruction is executed under the conditions described above, the following will occur:

- The system clock, WDT clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and stopped.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

### Entering the SLEEP1 Mode

There is only one way for the device to enter the SLEEP1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT will remain with the clock source coming from the  $f_{LIRC}$  clock.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.



### Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" nstruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in SMOD1 register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the Time Base clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

#### **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in SMOD1 register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

### Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to device which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. In the IDLE1 Mode the system oscillator is on, if the system oscillator is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.



### Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, If the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the instruction following the "HALT" instruction, the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

# Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

### Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$ , which is supplied by the LIRC oscillator. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{15}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate period of 32kHz at a supply voltage of 5V. However, it should be noted that this specified internal clock period can vary with V<sub>DD</sub>, temperature and process variations. The WDT can be enabled/disabled using the WDTC register.

## Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. The WRF software reset flag will be indicated in the SMOD1 register. These registers control the overall operation of the Watchdog Timer.



#### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

10101: WDT disable

01010: WDT enable

Other values: Reset MCU

When these bits are changed to any other values by the environmental noise to reset the microcontroller, the reset operation will be activated after  $2\sim3$  LIRC clock cycles and the WRF bit in the SMOD1 register will be set to 1 to indicate the reset source.

Bit 2~0 WS2~WS0: WDT Time-out period selection

 $\begin{array}{l} 000: \ 2^{8}/\ f_{LIRC} \\ 001: \ 2^{9}/f_{LIRC} \\ 010: \ 2^{10}/f_{LIRC} \\ 011: \ 2^{11}/f_{LIRC} \ (default) \\ 100: \ 2^{12}/f_{LIRC} \\ 101: \ 2^{13}/f_{LIRC} \\ 110: \ 2^{14}/f_{LIRC} \\ 111: \ 2^{15}/f_{LIRC} \\ \end{array}$ 

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

### SMOD1 Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	—	—	—	D3	LVRF	—	WRF
R/W	R/W	—	—	—	R/W	R/W	—	R/W
POR	0	—	—	—	0	х	—	0

X . unitriowin	"x":	unknown
----------------	------	---------

Bit 7	<b>FSYSON</b> : f <sub>SYS</sub> Control in IDLE Mode 0: Disable 1: Enable
Bit 6~4	Unimplemented, read as "0"
Bit 3	D3: Reserved bit
Bit 2	LVRF: LVR function reset flag 0: Not active 1: Active This bit can be clear to "0", but can not be set to "1".
Bit 1	Unimplemented, read as "0"
Bit 0	<ul> <li>WRF: WDT Control register software reset flag</li> <li>0: Not occur</li> <li>1: Occurred</li> <li>This bit is set to 1 by the WDT Control register software reset and cleared by the</li> </ul>
	application program. Note that this bit can only be cleared to 0 by the application program.



### Watchdog Timer Operation


The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear WDT instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable/disable function, there are five bits, WE4~WE0, in the WDTC register to additional enable/disable and reset control of the Watchdog Timer.

WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO and PDF bits in the status register will be set and only the Program Counter and Stack Pointer will be reset. Four methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a value other than 01010B and 10101B is written into the WE4~WE0 bit locations, the second is an external hardware reset, which means a low level on the external reset pin, the third is using the Watchdog Timer software instructions and the fourth is via a HALT instruction. There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the  $2^{15}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the  $2^{15}$  division ratio, and a minimum timeout of 7.8ms for the  $2^{8}$  division ratio.





# **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the microcontroller is running. One example of this is where after power has been applied and the microcontroller is already running, the  $\overline{\text{RES}}$  line is forcefully pulled low. In such a case, known as a normal operation reset, some of the microcontroller registers remain unchanged allowing the microcontroller to proceed with normal operation after the reset line is allowed to return high.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold.

### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring both internally and externally:

### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.




Note: t<sub>RSTD</sub> is power-on delay, typical time=50ms Power-On Reset Timing Chart

### **RES** Pin Reset

Although the microcontroller has an internal RC reset function, if the  $V_{DD}$  power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the RES line reaches a certain voltage value, the reset delay time  $t_{RSTD}$  is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.



For most applications a resistor connected between VDD and the  $\overline{\text{RES}}$  pin and a capacitor connected between VSS and the  $\overline{\text{RES}}$  pin will provide a suitable external reset circuit. Any wiring connected to the  $\overline{\text{RES}}$  pin should be kept as short as possible to minimize any stray noise interference. For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.




Note: "\*" It is recommended that this component is added for added ESD protection

"\*\*" It is recommended that this component is added in environments where power line noiseis significant

### External RES Circuit

Pulling the  $\overline{\text{RES}}$  Pin low using external hardware will also execute a device reset. In this case, as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point.



Note:  $t_{RSTD}$  is power-on delay, typical time=16.7ms **RES Reset Timing Chart** 

#### RSTC External Reset Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0

RSTC7~RSTC0: PA7/RES selection


01010101: configured as PA7 pin or other pin-shared function 10101010: configured as  $\overline{\text{RES}}$  pin Other Values: Inhibit to use

All reset will reset this register as POR value except WDT time out Hardware warm reset. Note that if the register is set to 10101010 to select the  $\overline{\text{RES}}$  pin, this configuration has higher priority than other related pin-shared controls.



#### Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset should the value fall below a certain predefined level. The LVR function is always enabled during the normal and slow modes with a specific LVR voltage  $V_{LVR}$ . If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the SMOD1 register will also be set to1. For a valid LVR signal, a low voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for greater than the value  $t_{LVR}$  specified in the LVR Electrical. If the low voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  is 2.1V, the LVR will reset the device after 2~3 LIRC clock cycles. Note that the LVR function will be automatically disabled when the device enters the SLEEP/IDLE mode.



Note: t<sub>RSTD</sub> is power-on delay, typical time=50ms Low Voltage Reset Timing Chart

### SMOD1 Register


Bit	7	6	5	4	3	2	1	0
Name	FSYSON	—	_	_	D3	LVRF	—	WRF
R/W	R/W	—	—	—	R/W	R/W	—	R/W
POR	0	—	_	_	0	х	—	0
							"	

"x": unknown

Bit 7	FSYSON: f <sub>SYS</sub> Control in IDLE Mode
	Describe elsewhere
Bit 6~4	Unimplemented, read as "0"
Bit 3	D3: Reserved bit
Bit 2	LVRF: LVR function reset flag 0: Not active 1: Active This bit can be clear to "0", but can not be set to "1".
Bit 1	Unimplemented, read as "0"
Bit 0	<b>WRF</b> : WDT Control register software reset flag Describe elsewhere

#### Watchdog Time-out Reset during Normal Operation

The Watchdog time-out Reset during normal operation is the same as an LVR reset except that the Watchdog time-out flag TO will be set to "1".




Note:  $t_{RSTD}$  is power-on delay, typical time=16.7ms WDT Time-out Reset during Normal Operation Timing Chart



### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the A.C. Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during NORMAL or SLOW Mode operation
1	u	WDT time-out reset during NORMAL or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Cleared after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

-							
Register	Reset (Power-On)	WDT Time-out (Normal Operation)	RESB Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*		
PC	000H	000H	000H	000H	000H		
MP0	1xxx xxxx	1xxx xxxx	1xxx xxxx	1xxx xxxx	1uuu uuuu		
MP1	1 x x x x x x x x	1xxx xxxx	1xxx xxxx	1xxx xxxx	1uuu uuuu		
BP	0	0	0	0	u		
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu		
PCL	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000		
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu		
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu		
STATUS	00 x x x x	1u uuuu	uu uuuu	01 uuuu	11 uuuu		



Register	Reset (Power-On)	WDT Time-out (Normal Operation)	RESB Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
SMOD	000-0011	000-0011	000-0011	000-0011	uuu- uuuu
INTEG	0 0	00	00	00	u u
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
MFI0	0000	0000	0000	0000	uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
IFS0	0000	0000	0000	0000	uuuu
WDTC	0101 0011	0101 0011	0101 0011	0101 0011	uuuu uuuu
ТВС	0011 -111	0011 -111	0011 -111	0011 -111	uuuu -uuu
SMOD1	0 0x-0	0 0x-0	0 0x-0	0 0x-0	u uu-u
EEA	0 0000	0 0000	0 0000	0 0000	u uuuu
EED	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADOL (ADRFS=0)	x x x x	x x x x	x x x x	x x x x	uuuu
SADOL (ADRFS=1)	xxxx xxxx	xxxx xxxx	XXXX XXXX	xxxx xxxx	uuuu uuuu
SADOH (ADRFS=0)	xxxx xxxx	xxxx xxxx	XXXX XXXX	xxxx xxxx	uuuu uuuu
SADOH (ADRFS=1)	x x x x	x x x x	x x x x	x x x x	uuuu
SADC0	000000	000000	000000	000000	uuuuuu
SADC1	000000	000000	000000	000000	uuuuuu
SADC2	00 0000	00 0000	00 0000	00 0000	uu uuuu
RSTC	0101 0101	0101 0101	0101 0101	0101 0101	uuuu uuuu
PASR	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
STM0C0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
STM0C1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
STM0DL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
STM0DH	0 0	00	00	0 0	u u
STM0AL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
STM0AH	00	00	00	0 0	u u
EEC	0000	0000	0000	0000	uuuu

Note: "\*" stands for warm reset

"-" not implemented

"u" stands for "unchanged"

"x" stands for "unknown"



# Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port name PA. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
PA	D7	D6	D5	D4	D3	D2	D1	D0				
PAC	D7	D6	D5	D4	D3	D2	D1	D0				
PAPU	D7	D6	D5	D4	D3	D2	D1	D0				
PAWU	D7	D6	D5	D4	D3	D2	D1	D0				
PASR	PAS7	PAS6	PAS5	PAS4	PAS3	PAS2	PAS1	PAS0				
IFS0		—	STCK0PS	D4	—	—	INTPS1	INTPS0				

I/O Control Register List

# Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using register PAPU, and are implemented using weak PMOS transistors.

## PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: I/O Port A bit7 ~ bit 0 Pull-High Control 0: Disable

1: Enable



### Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

#### PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: I/O Port A bit 7 ~ bit 0 Wake Up Control 0: Disable 1: Enable

## I/O Port Control Registers

The I/O port has its own control register known as PAC, to control the input/output configuration. With this control register each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

### PAC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0 D7~D0: I/O Port A bit 7 ~ bit 0 Input/Output Control 0: Output

1: Input

## **Pin-Shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. The way in which the pin function of each pin is selected is different for each function and a priority order is established where more than one pin function is selected simultaneously. Additionally there are a PASR and a IFS0 register to establish certain pin functions.

### **Pin-shared Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes.



## PASR Register

Bit	7	6	5	4	3	2	1	0
Name	PAS7	PAS6	PAS5	PAS4	PAS3	PAS2	PAS1	PAS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
3it 7~6	PAS7~PA 00: PA 01: ST 10: PA 11: AN	P0B 5/INT	ared Contro	ol Bit				
3it 5~4	PAS5~PA 00: PA 01: ST 10: VR 11: AN	P0 REFO	ared Contro	ol Bit				
3it 3~2	PAS3~PA 00: PA 01: ST 10: VR 11: AN	POB REF	ared Contro	ol Bit				
3it 1~0	PAS1~PA 00: PA 01: ST 10: PA 11: AN	P0 0	ared Contro	ol Bit				

## IFS0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	STCK0PS	D4	—	—	INTPS1	INTPS0
R/W	—	—	R/W	R/W	—	—	R/W	R/W
POR		—	0	0	—	_	0	0


Bit 7~6	Unimplemented, read as "0"
---------	----------------------------

Bit 5	<b>STCK0PS</b> : STCK0 Pin Remapping Control 0: STCK0 on PA7 (default) 1: STCK0 on PA6
Bit 4	D4: Reserved, read as "0"
Bit 3~2	Unimplemented, read as "0"
Bit 1~0	INTPS1, INTPS0: INT Pin Remapping Control 00: INT on PA5 (default) 01: INT on PA2 10: INT on PA3 11: INT on PA7



### I/O Pin Structures

The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



### **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control register is then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data register is first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



# Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes one Timer Module, abbreviated to the name TM. The TM is multi-purpose timing unit and serves to provide operations such as Timer/Counter, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. The TM has two individual interrupts. The addition of input and output pins ensures that users are provided with timing units with a wide and flexible range of features.

## Introduction

The device contains one Standard Type TM, having a reference name of STM0. The common features to the Standard TM will be described in this section and the detailed operation will be described in corresponding section. The main features of the STM are summarised in the accompanying table.

Function	STM
Timer/Counter	√
Compare Match Output	√
PWM Channels	1
Single Pulse Output	1
PWM Alignment	Edge
PWM Adjustment Period & Duty	Duty or Period

TM Function Summary

# **TM Operation**

The Standard type TM offers a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

# **TM Clock Source**

The clock source which drives the main counter in the TM can originate from various sources. The selection of the required clock source is implemented using the ST0CK2~ST0CK0 bits in the STM0C0 control registers. The clock source can be a ratio of either the system clock  $f_{SYS}$  or the internal high clock  $f_{H}$ , the  $f_{TBC}$  clock source or the external STCK0 pin. The STCK0 pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

## **TM Interrupts**

The Standard type TM has two internal interrupts, the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.




### **TM External Pins**

The STM0 has one TM input pin, with the label STCK0. The TM input pin STCK0, is essentially a clock source for the TM and is selected using the ST0CK2~ST0CK0 bits in the STM0C0 register. This external TM input pin allows an external clock source to drive the internal TM. This external TM input pin is shared with other functions but will be connected to the internal TM if selected using the ST0CK2~ST0CK0 bits. The TM input pin can be chosen to have either a rising or falling active edge.

The TM has two output pins with the label STP0 and STP0B. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external STP0 output pin is also the pin where the TM generates the PWM output waveform. As the TM output pins are pin-shared with other function, the TM output function must first be setup using registers. A single bit in one of the registers determines if its associated pin is to be used as an external TM output pin or if it is to have another function.

### **TM Input/Output Pin Control**

Selecting to have a TM input/output or whether to retain its other shared function is implemented using one register, with a single bit in each register corresponding to a TM input/output pin. Configuring the selection bits correctly will setup the corresponding pin as a TM input/output. The details of the pin-shared function selection are described in the pin-shared function.




**STM Function Pin Block Diagram** 

### **Programming Considerations**

The TM Counter Registers and the Compare CCRA register all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA register is implemented in the way shown in the following diagram and accessing the register is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA low byte register, named STM0AL, using the following access procedures. Accessing the CCRA low byte register without following these access procedures will result in unpredictable values.






The following steps show the read and write procedures:

- Writing Data to CCRA
  - Step 1. Write data to Low Byte STM0AL
    - Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte STM0AH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA
  - Step 1. Read data from the High Byte STM0DH or STM0AH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte STM0DL or STM0AL
    - This step reads data from the 8-bit buffer.

# Standard Type TM – STM

The Standard Type TM contains four operating modes, which are Compare Match Output, Timer/Event Counter, Single Pulse Output and PWM Output modes. The Standard TM can be controlled with one external input pin and can drive two external output pins.



- Note: 1. The STM0 external pins are pin-shared with other functions, so before using the STM0 function, ensure that the pin-shared function register has been set properly to enable the STM0 pin function. The STCK0 pin, if used, must also be set as an input by setting the corresponding bits in the port control register.2. The STP0B is the inverted signal of the STP0.
  - Standard Type TM Block Diagram



### Standard TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 3-bit wide whose value is compared with the highest 3 bits in the counter while the CCRA is the 10 bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the STOON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

### Standard Type TM Register Description

Overall operation of the Standard TM is controlled using series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as three CCRP bits.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
STM0C0	<b>ST0PAU</b>	ST0CK2	ST0CK1	ST0CK0	ST0ON	ST0RP2	ST0RP1	ST0RP0				
STM0C1	ST0M1	ST0M0	ST0IO1	ST0IO0	ST0OC	ST0POL	ST0DPX	ST0CCLR				
STM0DL	D7	D6	D5	D4	D3	D2	D1	D0				
STM0DH	—	—	—	—	—	—	D9	D8				
STM0AL	D7	D6	D5	D4	D3	D2	D1	D0				
STM0AH			—			—	D9	D8				

#### 10-bit Standard TM Register List

#### STM0C0 Register

Bit	7	6	5	4	3	2	1	0
Name	ST0PAU	ST0CK2	ST0CK1	ST0CK0	ST0ON	ST0RP2	ST0RP1	ST0RP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 STOPAU: STM Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

#### Bit 6~4 ST0CK2~ST0CK0: Select STM Counter clock

- 000: f<sub>SYS</sub>/4
- 001: f<sub>sys</sub>
- 010: f<sub>H</sub>/16
- 011:  $f_{\rm H}/64$
- $100 {:}\; f_{\text{TBC}}$
- 101: f<sub>tbc</sub>
- 110: STCK0 rising edge clock
- 111: STCK0 falling edge clock



These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{TBC}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3

STOON: STM Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run, clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode or the PWM output Mode or Single Pulse Output Mode then the STM output pin will be reset to its initial condition, as specified by the ST0OC bit, when the ST0ON bit changes from low to high.

Bit 2~0 STORP2~ STORP0: STM CCRP 3-bit register, compared with the STM Counter bit 9 ~ bit 7

Comparator P Match Period 000: 1024 STM0 clocks 001: 128 STM0 clocks 010: 256 STM0 clocks 011: 384 STM0 clocks 100: 512 STM0 clocks 101: 640 STM0 clocks 110: 768 STM0 clocks 111: 896 STM0 clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the STOCCLR bit is set to zero. Setting the STOCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

### STM0C1 Register

Bit	7	6	5	4	3	2	1	0
Name	ST0M1	ST0M0	ST0IO1	ST0IO0	ST0OC	ST0POL	ST0DPX	ST0CCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6

ST0M1~ST0M0: Select STM0 Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the ST0M1 and ST0M0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.

Bit 5~4 ST0IO1~ST0IO0: Select STM0 external pin function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output

PWM output Mode/Single Pulse Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM output

11: Single pulse output

Timer/counter Mode:

Unused

These two bits are used to determine how the TM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the ST0IO1~ST0IO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the ST0IO1~ST0IO0 bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the ST0OC bit. Note that the output level requested by the ST0IO1~ST0IO0 bits must be different from the initial value setup using the ST0OC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the ST0ON bit from low to high.

In the PWM Mode, the ST0IO1 and ST0IO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the ST0IO1 and ST0IO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the ST0IO1 and ST0IO0 bits are changed when the TM is running.

Bit 3 STOOC: STM0 Output control bit

Compare Match Output Mode

0: Initial low 1: Initial high

PWM output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM output Mode/ Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STM output pin when the ST0ON bit changes from low to high.

Bit 2 ST0POL: STM0 Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the STM0 output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.

Bit 1 ST0DPX: STM0 PWM period/duty Control

0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.



#### Bit 0 STOCCLR: Select STM0 Counter clear condition

0: STM0 Comparator P match

1: STM0 Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard STM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the ST0CCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The ST0CCLR bit is not used in the PWM output mode or Single Pulse Mode.

### STM0DL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STM0 Counter Low Byte Register bit 7 ~ bit 0 STM0 10-bit Counter bit 7 ~ bit 0

#### STM0DH Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	—	_	_	D9	D8
R/W	—	_	_	_	_		R	R
POR	—	—	_	—	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STM0 Counter High Byte Register bit 1 ~ bit 0 STM0 10-bit Counter bit 9 ~ bit 8

### STM0AL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STM0 CCRA Low Byte Register bit 7 ~ bit 0 STM0 10-bit CCRA bit 7 ~ bit 0

### STM0AH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	_	R/W	R/W
POR	—	—	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STM0 CCRA High Byte Register bit 1 ~ bit 0 STM0 10-bit CCRA bit 9 ~ bit 8



## Standard Type TM Operating Modes

The Standard Type TM can operate in one of four operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode or Timer/Counter Mode. The operating mode is selected using the ST0M1 and ST0M0 bits in the STM0C1 register.


### **Compare Output Mode**

To select this mode, bits ST0M1 and ST0M0 in the STM0C1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the ST0CCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMA0F and STMP0F interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STOCCLR bit in the STM0C1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMA0F interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STOCCLR is high no STMP0F interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0". If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the STMA0F interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when an STMA0F interrupt request flag is generated after a compare match occurs from Comparator A. The STMP0F interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the ST0IO1 and ST0IO0 bits in the STM0C1 register. The STM output pin can be selected using the ST0IO1 and ST0IO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the ST0ON bit changes from low to high, is setup using the ST0OC bit. Note that if the ST0IO1 and ST0IO0 bits are zero then no pin change will take place.






Compare Match Output Mode – ST0CCLR=0

Note: 1. With ST0CCLR=0 a Comparator P match will clear the counter

- 2. The TM output pin controlled only by the STMA0F flag
- 3. The output pin reset to initial state by an STOON bit rising edge





Compare Match Output Mode – ST0CCLR=1

- Note: 1. With ST0CCLR=1 a Comparator A match will clear the counter
  - 2. The TM output pin controlled only by the STMA0F flag
  - 3. The output pin reset to initial state by an ST0ON rising edge
  - 4. The STMP0F flag is not generated when ST0CCLR=1



### Timer/Counter Mode

To select this mode, bits ST0M1 and ST0M0 in the STM0C1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function by setting pinshre function register.

### **PWM Output Mode**

To select this mode, bits ST0M1 and ST0M0 in the STM0C1 register should be set to 10 respectively and also the ST0IO1 and ST0IO0 bits should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM output mode, the STOCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STODPX bit in the STM0C1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOOC bit in the STM0C1 register is used to select the required polarity of the PWM waveform while the two ST0IO1 and ST0IO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The ST0POL bit is used to reverse the polarity of the PWM output waveform.

### • 10-bit STM, PWM Mode, Edge-aligned Mode, ST0DPX=0

CCRP	001b	010b	011b	100b	101b	110b	111b	000b			
Period	128	256	384	512	640	768	896	1024			
Duty		CCRA									

If  $f_{SYS}$ =16MHz, TM clock source is  $f_{SYS}/4$ , CCRP=100b and CCRA=128,

The STM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=7.8125$  kHz, duty=128/512=25%.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

### • 10-bit STM, PWM Mode, Edge-aligned Mode, ST0DPX=1

CCRP	001b	010b	111b	000b							
Period	CCRA										
Duty	128	256	384	512	640	768	896	1024			

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value.





PWM Output Mode – ST0DPX=0


Note: 1. Here ST0DPX=0 - Counter cleared by CCRP

2. A counter clear sets PWM Period

3. The internal PWM function continues running even when ST0IO[1:0]=00 or 01

4. The STOCCLR bit has no influence on PWM operation





Note: 1. Here ST0DPX=1 - Counter cleared by CCRA

2. A counter clear sets PWM Period


- 3. The internal PWM function continues even when ST0IO[1:0]=00 or 01
- 4. The ST0CCLR bit has no influence on PWM operation



#### Single Pulse Mode


To select this mode, bits ST0M1 and ST0M0 in the STM0C1 register should be set to 10 respectively and also the ST0IO1 and ST0IO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.

The trigger for the pulse output leading edge is a low to high transition of the ST0ON bit, which can be implemented using the application program. However in the Single Pulse Mode, the ST0ON bit can also be made to automatically change from low to high using the external STCK0 pin, which will in turn initiate the Single Pulse output. When the ST0ON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The ST0ON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the ST0ON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.



Single Pulse Generation





Single Pulse Mode

Note: 1. Counter stopped by CCRA match

2. CCRP is not used

- 3. The pulse is triggered by setting the STOON bit high
- 4. In the Single Pulse Mode, ST0IO [1:0] must be set to "11" and can not be changed

However a compare match from Comparator A will also automatically clear the ST0ON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the ST0ON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The ST0CCLR and ST0DPX bits are not used in this mode.



# Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

## A/D Overview

The device contain a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS and SACS bit fields. Note that when the internal analog signal is to be converted, the pin-shared control bits should also be properly configured except the SAINS and SACS bit fields. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signal" sections respectively.

Input Channels	A/D Channel Select Bits	Input Pins
4	SAINS2~SAINS0, SACS1~SACS0	AN0~AN3

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.





## A/D Converter Register Description

Overall operation of the A/D converter is controlled using five registers. A read only register pair exists to store the ADC data 12-bit value. The remaining three registers are control registers which setup the operating and control function of the A/D converter.

Name				В	it			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	—			—
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	—		_	—	D11	D10	D9	D8
SADC0	START	ADBZ	ENADC	ADRFS	—	_	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0		_	SACK2	SACK1	SACK0
SADC2	ENOPA	VBGEN	_	—	SAVRS3	SAVRS2	SAVRS1	SAVRS0

A/D Converter Register List

## A/D Converter Data Registers – SADOL, SADOH

As the device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that the A/D converter data register contents will not be cleared to zero if the A/D converter is disabled.

ADRFS								SADOL								
ADKF5	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0



## A/D Converter Control Registers - SADC0, SADC1, SADC2, PASR, PBSR

To control the function and operation of the A/D converter, several control registers known as SADC0, SADC1 and SADC2 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. The SACS1~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS1~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input. If the SAINS2~SAINS0 bits are set to "000", the external analog channel input is selected to be converted and the SACS1~SACS0 bits are set to "001~011", the AV<sub>DD</sub> voltage is selected to be converted. If the SAINS2~SAINS0 bits are set to "101~111", the OPA output voltage is selected to be converted. When V<sub>REF</sub> or V<sub>BG</sub> is selected as ADC input or ADC reference voltage, the OPA needs to be enabled by setting ENOPA to 1.

Note that when the programs select external signal and internal signal as an ADC input signal simultaneously, then the hardware will only choose the internal signal as an ADC input. In addition, if the programs select external reference voltage  $V_{REF}$  and the internal reference voltage  $V_{BG}$  as ADC reference voltage, then the hardware will only choose the internal reference voltage  $V_{BG}$  as an ADC reference voltage input.

The pin-shared function control register, named PASR, contains the corresponding pin-shared selection bits which determine which pins on Port A is used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistors connected to these pins will be automatically removed if the pin is selected to be an A/D input.

#### SADC0 Register

Bit	7	6	5	4	3	2	1	0					
Nam	e START	ADBZ	ENADC	ADRFS	_		SACS1	SACS0					
R/W	R/W	R	R/W	R/W	—	—	R/W	R/W					
POF	0	0 0 0 0 - 0 0											
Bit 7	$\begin{array}{c} 0 \rightarrow 1 - \\ 0 \rightarrow 1 \end{array}$	<b>START</b> : Start the A/D conversion $0 \rightarrow 1 \rightarrow 0$ : Start A/D conversion $0 \rightarrow 1$ : Reset the A/D converter and set ADBZ to 0 $1 \rightarrow 0$ : Start A/D conversion and set ADBZ to 1											
Bit 6	0: A/D	ADBZ: ADC busy flag 0: A/D conversion ended or no conversion 1: A/D is busy											
Bit 5	0: AD0	ENADC: ADC enable/disable control register 0: ADC disable 1: ADC enable											
Bit 4	0: AD0	: A/D outpu C output da C output da	ta format –	→ SADOH=	D[11:4]; S	-	-						
Bit 3~2	Unimple	emented, rea	ad as "0"										
Bit 1~0	00: AI 01: AI 10: AI	SACS1~SACS0: ADC input channels selection 00: ADC input channel comes from AN0 01: ADC input channel comes from AN1 10: ADC input channel comes from AN2 11: ADC input channel comes from AN3											
	SADC1 Pagiatar												

### SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS2	SAINS1	SAINS0	—	—	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	—	—	R/W	R/W	R/W
POR	0	0	0	_	_	0	0	0

Bit 7~5 SAINS2~SAINS0: Internal ADC input channel selection bit

000: ADC input only comes from external pin

- 010: ADC input also comes from  $AV_{DD}/2$
- 011: ADC input also comes from  $AV_{\text{DD}}/4$
- 101: ADC input also comes from  $V_R$
- 110: ADC input also comes from  $V_R/2$
- 111: ADC input also comes from  $V_R/4$
- Other Values: same as 000
- Note:  $V_R$  is OPA output voltage.  $V_R$  can be one of  $V_{REF}/V_{REF}\times 2/V_{REF}\times 3/V_{REF}\times 4/V_{BG}\times 2/V_{BG}\times 3/V_{BG}\times 4.$

<sup>001:</sup> ADC input also comes from AV<sub>DD</sub>



- Bit 4~3 Unimplemented, read as "0"
- Bit 2~0 SACKS2~SACKS0: ADC clock rate selection bit
  - 000: SACLK=fsys
  - 001: SACLK=f<sub>SYS</sub>/2 010: SACLK=f<sub>SYS</sub>/4 011: SACLK=f<sub>SYS</sub>/8 100: SACLK=f<sub>SYS</sub>/16 101: SACLK=f<sub>SYS</sub>/32
    - 110: SACLK= $f_{SYS}/64$ 111: SACLK= $f_{SYS}/128$

#### SADC2 Register

Bit	7	6	5	4	3	2	1	0			
Name	ENOPA	VBGEN		_	SAVRS3	SAVRS2	SAVRS1	SAVRS0			
R/W	R/W	R/W	_	_	R/W	R/W	R/W	R/W			
POR	0	0	_	_	0	0	0	0			
Bit 7	ENOPA	: OPA enab	le/disable o	control regis	ster						
	0: OPA	A disable									
	1: OPA enable										
Bit 6	VBGEN: Bandgap buffer disable/enable control bit										
	0: Bandgap buffer disable										
	1: Bandgap buffer enable										
Bit 5~4	Unimplemented, read as "0"										
Bit 3~0	SAVRS3~SAVRS0: ADC reference voltage selection bit										
	0000: ADC reference voltage comes from $AV_{DD}$										
	0001: ADC reference voltage comes from V <sub>REF</sub>										
				e comes fro							
				e comes from							
			-	e comes fro	$m V_{REF} \times 4$						
		Inhibit to us		0							
				e comes fro							
				e comes from							
		ADC refere Values: sam		e comes from	$m V_{BG} \times 4$						
				17	7	7		1,			
	Note: (1	·					DC referen	ce voltage,			
	pin share control bits (PAS3, PAS2) is $(1, 0)$ to select VREF as input.										
	· · · · · · · · · · · · · · · · · · ·	$V_{BG}=1.04$		DA colocto	Vacina	.+					
	· · · · · · · · · · · · · · · · · · ·	/		OPA selects	1		V and f	ha intarna			
	(4) If the programs select external reference voltage $V_{REF}$ and the internal reference voltage $V_{BG}$ as ADC reference voltage, then the hardware will only										
choose the internal reference voltage $V_{BG}$ as an ADC reference voltage input.											

### A/D Operation

The START bit is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the ADBZ bit in the SADC0 register will be cleared to zero and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in process or not. When the A/D converter is reset by setting the START bit from low to high, the ADBZ flag will be cleared to 0. This bit will be automatically set to "1" by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal

interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

Although the A/D clock source is determined by the system clock  $f_{SYS}$ , and by bits SACK2~SACK0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended value of permissible A/D clock period,  $t_{ADCK}$ , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 4MHz, the SACK2~SACK0 bits should not be set to 000B or 11xB. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values.

Controlling the power on/off function of the A/D converter circuitry is implemented using the ENADC bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ENADC bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by configuring the corresponding pin-shared control bits, if the ENADC bit is high then some power will still be consumed. In power conscious applications it is therefore recommended that the ENADC is set low to reduce power consumption when the A/D converter function is not being used.

The reference voltage supply to the A/D Converter can be supplied from either the internal ADC power or from an external reference sources supplied on pin VREF or  $V_{BG}$  voltage. The desired selection is made using the SAVRS3~ SAVRS0 bits. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bits should be properly configured to disable other pin functions. When  $V_{REF}$  or  $V_{BG}$  is selected by ADC input or ADC reference voltage, the OPA needs to be enabled by setting ENOPA=1.

Reference	SAVRS[3:0]	Description
AV <sub>DD</sub>	0000	ADC Reference Voltage comes from AV <sub>DD</sub>
VREF	0001	ADC Reference Voltage comes from External V <sub>REF</sub>
V <sub>REF</sub> ×2	0010	ADC Reference Voltage comes from External V <sub>REF</sub> ×2
V <sub>REF</sub> ×3	0011	ADC Reference Voltage comes from External V <sub>REF</sub> ×3
V <sub>REF</sub> ×4	0100	ADC Reference Voltage comes from External V <sub>REF</sub> ×4
V <sub>BG</sub> ×2	1010	ADC Reference Voltage comes from V <sub>BG</sub> ×2
V <sub>BG</sub> ×3	1011	ADC Reference Voltage comes from V <sub>BG</sub> ×3
V <sub>BG</sub> ×4	1100	ADC Reference Voltage comes from V <sub>BG</sub> ×4

A/D Converter Reference Voltage Selection

# A/D Converter Input Signal

All of the A/D analog input pins are pin-shared with the I/O pins on Port A as well as other functions. The corredponding selection bits for each I/O pin in the PASR and PBSR registers, determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the pin-shared function control bits configure its corresponding pin as an A/D analog channel input, the pin will be setup to be an A/D converter external channel input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the PAC port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.




The A/D converter has its own reference voltage pin, VREF, however the reference voltage can also be supplied from the power supply pin, a choice which is made through the SAVRS[3:0] in the SADC2 register. The analog input values must not be allowed to exceed the value of  $V_{REF}$ .

## **Conversion Rate and Timing Diagram**

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as  $t_{ADS}$  takes 4 A/D clock cycles and the data conversion takes 12 A/D clock cycles. Therefore a total of 16 A/D clock cycles for an A/D conversion which is defined as  $t_{ADC}$  are necessary.

Maximum single A/D conversion rate = A/D clock period / 16

However, there is a usage limitation on the next A/D conversion after the current conversion is complete. When the current A/D conversion is complete, the converted digital data will be stored in the A/D data register pair and then latched after half an A/D clock cycle. If the START bit is set to 1 in half an A/D clock cycle after the end of A/D conversion, the converted digital data stored in the A/D data register pair will be changed. Therefore, it is recommended to initiate the next A/D conversion after a certain period greater than half an A/D clock cycle at the end of current A/D conversion.



# Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion frequency by SACKS2~ SACKS0.

• Step 2

Enable the ADC by set ENADC=1.

• Step 3

Select which pins will be configure as ADC analog inputs.

• Step 4

If input comes from I/O, set SAINS[2:0]=000 and then set SACS bit fields to corresponding PAD input.

If input comes from internal input, set SAINS[2:0] to corresponding internal input source.

• Step 5

Select reference voltage comes from external  $V_{REF}$ ,  $AV_{DD}$  or  $V_{BG}$  by SAVRS[3:0]. Note: If select  $V_{REF}$  as reference voltage, (PAS3, PAS2) = (1, 0).



• Step 6

Select ADC output data format by ADRFS.

• Step 7

If ADC interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bits, ADE, must both set high in advance.

• Step 8

The A/D convert procedure can now be initialized by set START from low to high and then low again.

• Step 9

If ADC is under conversion, ADBZ=1. After A/D conversion process is completed, the ADBZ flag will go low, and then output data can be read from SADOH and SADOL registers. If the ADC interrupt is enabled and the stack is not full, data can be acquired by interrupt service program. Another way to get the A/D output data is polling the ADBZ flag.

## **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing the ENADC bit in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

## A/D Transfer Function


As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the  $V_{DD}$  or  $V_{REF}$  voltage, this gives a single bit analog input value of  $V_{DD}$  or  $V_{REF}$  divided by 4096.

1 LSB=  $(AV_{DD} \text{ or } V_{REF}) / 4096$ 

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage = A/D output digital value × (AV<sub>DD</sub> or  $V_{REF}$ ) / 4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{DD}$  or  $V_{REF}$  level.





#### A/D Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

#### Example: using an EOCB polling method to detect the end of conversion

clr	ADE	; disable ADC interrupt
mov	a,0BH	
mov	SADC1,a	; select $f_{\mbox{\tiny SYS}}/8$ as A/D clock and switch off the bandgap reference voltage
set	ENADC	
mov	a,03h	; setup PASR to configure pin ANO
mov	PASR,a	
mov	a,20h	
mov	SADCO,a	; enable and connect ANO channel to A/D converter
:		
star	t_conversion:	
clr	START	; high pulse on start bit to initiate conversion
set	START	; reset A/D
clr	START	; start A/D
poll	ing_EOC:	
SZ	ADBZ	; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp	polling_EOC	; continue polling
mov	a,SADOL	; read low byte conversion result value
mov	SADOL_buffer,a	; save result to user defined register
mov	a,SADOH	; read high byte conversion result value
mov	SADOH_buffer,a	; save result to user defined register
:		
:		
jmp	start_conversion	; start next a/d conversion



## Example: using the interrupt method to detect the end of conversion

clr	ADE	; disable ADC interrupt
mov	a,OBH	
mov	SADC1,a	; select $f_{\rm srs}/8$ as A/D clock and switch off the bandgap reference voltage
set	ENADC	
mov	a,03h	; setup PASR to configure pin ANO
mov	PASR,a	
mov	a,20h	
mov	SADCO,a	; enable and connect ANO channel to A/D converter
Star	t conversion:	
clr	START	; high pulse on START bit to initiate conversion
set	START	; reset A/D
clr	START	; start A/D
clr	ADF	; clear ADC interrupt request flag ; enable ADC interrupt
set	ADE	; enable ADC interrupt
	EMI	; enable global interrupt
:		
:		
; AD	C interrupt servi	ce routine
ADC	ISR:	
mov	acc_stack,a	; save ACC to user defined memory
mov	a,STATUS	
mov	status_stack,a	; save STATUS to user defined memory
:	-	
:		
mov	a,SADOL	; read low byte conversion result value
mov	SADOL buffer,a	; save result to user defined register
mov	a,SADOH	; read high byte conversion result value
mov	SADOH buffer,a	; save result to user defined register
:	—	
:		
EXIT	_INT_ISR:	
mov	a,status stack	
mov	STATUS,a	; restore STATUS from user defined memory
		; restore ACC from user defined memory
reti	—	



## Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains an external interrupt and internal interrupts functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the TMs, Time Base, EEPROM and A/D converter.

#### **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTC0~INTC1 registers which setup the primary interrupts, the second is the MFI0 register which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	_
INT Pin	INTE	INTF	—
A/D Converter	ADE	ADF	—
Multi-function	MF0E	MF0F	—
Time Base	TBnE	TBnF	n=0 or 1
EEPROM	DEE	DEF	—
тм	STMA0E	STMA0F	
	STMP0E	STMP0F	

Interrupt Register Bit Naming Conventions											
Register	Bit										
Name	7	6	5	4	3	2	1	0			
INTEG	—	—	—		—	—	INT0S1	INT0S0			
INTC0	—	TB1F	TB0F	INTF	TB1E	TB0E	INTE	EMI			
INTC1	—	ADF	DEF	MF0F	—	ADE	DEE	MF0E			
MFI0	_	_	STMA0F	STMP0F	_	_	STMA0E	STMP0E			

#### Interrupt Register List

#### INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	INT0S1	INT0S0
R/W	_	_	_	_	_	_	R/W	R/W
POR	—	—	—	—	_	—	0	0

Unimplemented, read as "0" Bit 7~2

Bit 1~0 INT0S1~INT0S0: Defines INT interrupt active edge

- 00: Disable Interrupt
  - 01: Rising Edge Interrupt
  - 10: Falling Edge Interrupt
  - 11: Dual Edge Interrupt



#### INTC0 Register

Bit	7	6	5	4	3	2	1	0				
Name		TB1F	TB0F	INTF	TB1E	TB0E	INTE	EMI				
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W				
POR	_	0	0	0	0	0	0	0				
Bit 7	Unimple	Unimplemented, read as "0"										
Bit 6	<b>TB1F</b> : 7 0: No 1	<b>TB1F</b> : Time Base 1 Interrupt Request Flag 0: No request 1: Interrupt request										
Bit 5	<b>TB0F</b> : Time Base 0 Interrupt Request Flag 0: No request 1: Interrupt request											
Bit 4	0: No 1	NT Interrup request rrupt reque		Flag								
Bit 3	<b>TB1E</b> : ' 0: Disa 1: Ena		1 Interrupt	Control								
Bit 2	<b>TB0E</b> : Time Base 0 Interrupt Control 0: Disable 1: Enable											
Bit 1	INTE: INT Interrupt Control 0: Disable 1: Enable											
Bit 0	EMI: G 0: Disa	lobal Interr able	upt Control									

1: Enable

## INTC1 Register

Bit	7	6	5	4	3	2	1	0			
Name	—	ADF	DEF	MF0F	—	ADE	DEE	MF0E			
R/W	—	R/W	R/W	R/W	—	R/W	R/W	R/W			
POR		0	0	0		0	0	0			
Bit 7	Unimplemented, read as "0"										
Bit 6	ADF: A/D Converter Interrupt Request Flag 0: No request 1: Interrupt request										
Bit 5	<b>DEF</b> : Data EEPROM Interrupt Request Flag 0: No request 1: Interrupt request										
Bit 4	0: No 1	Multi-funct request rrupt reque		upt Reques	t Flag						
Bit 3	Unimple	emented, re	ad as "0"								
Bit 2	ADE: A 0: Disa 1: Ena		er Interrupt	Control							
Bit 1	<b>DEE</b> : Data EEPROM Interrupt Control 0: Disable 1: Enable										
Bit 0	<b>MF0E</b> : 1 0: Disa 1: Ena	able	ion 0 Interr	rupt Contro	l						



Bit	7	6	5	4	3	2	1	0	
Name	—	—	STMA0F	STMP0F	—	—	STMA0E	STMP0E	
R/W	—	—	R/W	R/W	—	—	R/W	R/W	
POR	—	_	0	0	_	—	0	0	
Bit 7~6 Bit 5		emented, rea		motch inte	rrunt reque	stflag			
DIL J	<b>STMA0F</b> : STM Comparator A match interrupt request flag 0: No request 1: Interrupt request								
Bit 4	0: No 1	F: STM Co request rrupt reques	1	match inter	rrupt reques	st flag			
Bit 3~2	Unimple	mented, rea	ad as "0"						
Bit 1	<b>STMA0E</b> : STM Comparator A match interrupt control 0: Disable 1: Enable								
Bit 0	<b>STMP0</b> 0: Disa 1: Ena	able	mparator P	match inte	rrupt contro	ol			

#### MFI0 Register

#### **Interrupt Operation**


When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match etc, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that

is applied. All of the interrupt request flags when set will wake up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.





#### **External Interrupt**

The external interrupt is controlled by signal transitions on the pin INT. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to the interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with an I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that the pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

#### **Multi-function Interrupt**

Within the device there is a Multi-function interrupt. Unlike the other independent interrupts, the multi-function interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag set. The Multi-function interrupt flag will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either the interrupts contained within the Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-Function request flag, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.



However, it must be noted that, although the Multi-function Interrupt flag will be automatically reset when the interrupt is serviced, the request flag from the original source of the TM Interrupt, will not be automatically reset and must be manually reset by the application program.


#### Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source  $f_{TB}$ . This  $f_{TB}$  input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates  $f_{TB}$ , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.

· - · · · · · · · · · · · · · · · · · ·												
Bit	7	6	5	4	3	2	1	0				
Name	TBON	TBCK	TB11	TB10	_	TB02	TB01	TB00				
R/W	R/W	R/W	R/W	R/W	_	R/W	R/W	R/W				
POR	0	0	1	1		1	1	1				
Bit 7	TBON:	TBON: TB0 and TB1 Control bit										
	0: Disable											
	1: Enable											
Bit 6	<b>TBCK</b> : Select $f_{TB}$ Clock											
	$0: \mathbf{f}_{\text{TBC}}$											
	1: fsys/	/4										
Bit 5~4		B10: Selec	t Time Base	e 1 Time-ou	ıt Period							
	$00: 4096/f_{TB}$											
	$01: 8192/f_{TB}$											
		384/f <sub>tb</sub>										
	11: 32768/f <sub>TB</sub>											
Bit 3		emented, re		·								
Bit 2~0	TB02~TB00: Select Time Base 0 Time-out Period											
	$000: 256/f_{TB}$											
	$001: 512/f_{TB}$											
	010: 1024/f <sub>TB</sub>											
	011: 2048/f <sub>TB</sub>											
	$100: 4096/f_{TB}$											
	101: 8192/f <sub>TB</sub>											
		6384/fтв										
	111: 32	$2768/f_{TB}$										

#### TBC Register



#### **EEPROM Interrupt**

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the EEPROM Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, and the EEPROM interrupt request flag, DEF, will also be automatically cleared.

#### **TM Interrupt**

The standard type TM has two interrupts. All of the TM interrupts are contained within the Multifunction Interrupts. For the STM there are two interrupt request flags STMP0F and STMA0F and two enable bits STMP0E and STMA0E. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or comparator A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the respective TM Interrupt enable bit, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector location, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related multi-function interrupt request flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

#### A/D Converter Interrupt

The BC66F2332 device contains an A/D converter which has its own independent interrupt. The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



#### Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

#### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MF0F~MF1F, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.




## **RF Receiver**

The RF receiver adopt a fully-integrated, low-IF receiver architecture. The received RF signal is first amplified by a low noise amplifier (LNA), after which the frequency is reduced to an intermediate frequency (IF). The IF signal is filtered by a channel-selected filter which rejects the unwanted out-of-band interference signals and image signal. After the BPF stage, the desired IF signal is amplified by the limiter amplifier which generates a received-signal-strength-indicator (RSSI) signal. The RF receiver features an automatic gain control (AGC) unit which adjusts the front-end gain

according to the RSSI. The AGC can increase the dynamic range of the RSSI and enable the device to receive a wide dynamic range RF signal.

The OOK one/zero type data is generated by comparing the RSSI signal to a manipulated threshold. This threshold is crucial to the performance of OOK demodulation. The RF receiver adopt an agile threshold detection mechanism. It can alleviate the impact of the interference on OOK reception quality. The agile threshold detection mechanism can reduce glitches when there is no RF signal or when long zero data streams are received. It also includes a fast tracking threshold to offer good immunity from co-channel interferences.




#### **Operation Modes**

The RF receiver can operate in four operation modes, power off mode, deep sleep mode, RX mode and configuration mode.

In the deep sleep mode, there is less than 1µA of sleep mode leakage current with register data retention.

In the RX Mode, the receiver executes normal RX operations that receive incoming RF signals from the antenna and then output the demodulated data onto the DO/SDA pin.

In the Configuration Mode, the RF receiver internal registers can be programmed through its integrated I<sup>2</sup>C interface. Users can select the desired RX channel by configuring the internal registers. After the configuration has completed, the RF receiver will return to the deep sleep mode by setting the CFOMSD bit high.



**Operation Mode Switching** 

Note: The CFOMSD bit will be cleared to zero automatically when the RF receiver leaves the configuration mode.

Mode	Register Retention	5V	Crystal Oscillator	Synthesizer & VCO	RX
Power Off	No	Off	Off	Off	Off
Deep Sleep Mode	Yes	On	Off	Off	Off
RX Mode	Yes	On	On	On	On
Configuration Mode	Yes	On	On	Off	Off

#### Sniff RX Mode

The RF receiver also provides a Sniff RX mode as it is controlled by the SD/SCL input signal level. The SD/SCL signal can be supplied from the external input on the SD/SCL pin or from the PA3 line signal. If the PA3 line is used to control the SD/SCL input, the PAC.3 bit , PAPU.3 bit and the PAWU.3 bit should all be set to 0 to configure the PA3 as an output with PA3 pin pull-high and wake-up functions disabled. The SD/SCL pin defaults to a pull-high state. After power-on the RF receiver will enter the deep sleep mode. An input signal could control the SD/SCL pin to make it enter or leave the RX mode. With additional SD/SCL control, users can optimize the average power consumption based on their applications.


### **Configuration Mode**

The RF receiver includes an  $I^2C$  serial interface, which is used for bidirectional, two-line communication between multiple  $I^2C$  devices. The two lines of this interface are the serial data line, SDA, and the serial clock line, SCL. Both lines are equipped with analog de-bounce functions. After a power on reset, these two pins are pulled to DVDDRF by default using internal pull-high resistors. When entering the RX mode, the pull-high resistors are disconnected.

The SCL clock signal and SDA data can be controlled by the PA3 and PA4 input/output lines respectively or by connecting with an external MCU. If the PA3 and PA4 lines are used to control the SCL and SDA inputs to implement an I<sup>2</sup>C function for programming the RF receiver registers, the PAC.3 & PAC.4 bits, PAPU.3 & PAPU.4 bits and the PAWU.3 & PAWU.4 bits should all be set to 0 to configure the PA3 & PA4 as outputs with PA3&PA4 pin pull-high and wake-up functions disabled.


The RF receiver supports the I<sup>2</sup>C format for byte write, page write, byte read and page read formats. Every byte placed onto the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit, MSB, first.







#### I<sup>2</sup>C START and STOP Conditions




- A high to low transition on the SDA line while SCL is high defines a START condition.
- A low to high transition on the SDA line while SCL is high defines a STOP condition.
- START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.
- The bus remains busy if a Repeated START (RS) is generated instead of a STOP condition. The START (S) and Repeated START (RS) conditions are functionally identical.

#### **Configuration Mode Switching and Timing**

As shown in the following diagram, when SDA is low and a SCL falling edge occurs, the RF receiver changes from the Deep Sleep Mode to the Configuration Mode after a 1.5ms delay time. If the SCL level remains high for a time greater than or equal to 20ms, the RF receiver will be forced to leave the Configuration Mode.

Users can set the CFOMSD bit of the register, at address 42h, to leave the Configuration Mode.



Entering and Leaving Configuration Mode Timing Diagram



#### **RF Receiver Register Map**

In Configuration Mode, the RF receiver can be setup using a series of internal registers. The register data is written to and read from the RF receiver using its internal I<sup>2</sup>C interface. The following provides a summary of all internal registers and their detailed descriptions.

Address	Register				E	Bit			
Audress	Name	7	6	5	4	3	2	1	0
05h	CFG0				Sett	ting 0			
10h	OM	_	BAND_	SEL[1:0]		_			_
11h	CFG1				Sett	ting 1			
12h	SX1	_				D_N[6:0]			
13h	SX2		D_K[7:0]						
14h	SX3				D_K	[15:8]			
15h	SX4	—	—	_	_		D_K[	19:16]	
17h	CFG2				Sett	ting 2			
18h	CFG3				Sett	ting 3			
19h	CFG4				Sett	ting 4			
39h	CFG5				Sett	ting 5			
42h	I2C1		—	_	—				CFOMSD

#### **RF Receiver Register Map**

For the CFG0~CFG5 registers, the recommended values are listed as follow.

Frequency Register	315MHz	433.92MHz	868.35MHz	915MHz						
CFG0	07h@Symb	07h@Symbol rate ≤ 15Ksps; 07h~04h@Symbol rate > 15Ksps								
CFG1	B5h	B5h	B6h	B6h						
CFG2	7Fh	7Fh	7Fh	7Fh						
CFG3	74h	74h	D0h	D0h						
CFG4	8Dh	8Dh	91h	91h						
CFG5	C2h	C2h	C2h	C2h						

#### • OM – Operation Mode Control Register (Addr: 10H)

Bit	7	6	5	4	3	2	1	0
Name	—	BAND_S	SEL[1:0]	—	—	—	—	—
R/W	—	R/W		—	—	—	—	_
POR	0	0	1	0	0	0	0	0

Bit 7 Reserved bit, cannot be changed

Bit 6~5 BAND\_SEL[1:0]: Band selection 00: 300~360MHz Band 01: 390~450MHz Band 10: Reserved 11: 850~935MHz Band

Bit 4~0 Reserved bit, cannot be changed



<ul> <li>SX1 – Fractional-N Synthesizer Contro</li> </ul>	I Register 1 (Addr: 12H)
---	--------------------------

Bit	7	6	5	4	3	2	1	0
Name	—		D_N[6:0]					
R/W	—				R/W			
POR	0	0	1	0	1	0	1	1

Bit 7 Reserved bit, cannot be changed

Bit 6~0 **D\_N[6:0]**: RF channel frequency integer number code

 $f_{\rm RF} - f_{\rm IF}$ 

 $D_N[6:0]=Floor\{(\overline{f_{XTAL} \div 2} \times 0.8) \times M\}, (315MHz: M=2, Other Bands: M=1)$ 

For example:

 $\label{eq:txtal} f_{XTAL} = 16 MHz, RF \ channel \ frequency(f_{RF}) = 315 MHz, \ Intermediate \ Frequency \ (f_{IF}) = 200 kHz \\ \rightarrow (315 MHz - 0.2 MHz)/(16 MHz/2) \times 0.8 \times 2 = 62.96$ 

- $\rightarrow D$  N=62
- $\rightarrow$  Dec2Bin(62)=011\_110

 $f_{XTAL}$ =16MHz, RF channel frequency( $f_{RF}$ )=433.92MHz, Intermediate Frequency ( $f_{IF}$ )=200kHz  $\rightarrow$  (433.92MHz-0.2MHz)/(16MHz/2)×0.8=43.372

- $\rightarrow D$  N=43
- $\rightarrow$  Dec2Bin(43)=010 1011

#### • SX2 – Fractional-N Synthesizer Control Register 2 (Addr: 13H)

Bit	7	6	5	4	3	2	1	0
Name		D_K[7:0]						
R/W				R/	W			
POR	1	0	1	1	0	1	1	1

Bit 7~0 **D\_K[7:0]**: RF channel frequency fractional number code lowest byte

#### • SX3 – Fractional-N Synthesizer Control Register 3 (Addr: 14H)

Bit	7	6	5	4	3	2	1	0
Name	D_K[15:8]							
R/W				R/	W			
POR	1	1	1	1	0	0	1	1

Bit 7~0 **D\_K[15:8]**: RF channel frequency fractional number code medium byte

#### • SX4 – Fractional-N Synthesizer Control Register 4 (Addr: 15H)

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—		D_K[	19:16]	
R/W	—	—	—	—	R/W			
POR	0	1	1	0	0	1	0	1

Bit 7~4 Reserved bit, cannot be changed

Bit 3~0 **D\_K[19:16]**: RF channel frequency fractional number code highest byte

 $\frac{f_{RF} - f_{IF}}{D_K[19:0] = Floor} \{ (f_{XTAL} \div 2 \times 0.8 \times M - D_N[6:0] \times 2^{20} \}, (315 \text{MHz: } \text{M=2, Other Bands: } \text{M=1})$ For example:

 $f_{XTAL}$ =16MHz, RF channel frequency( $f_{RF}$ )=315MHz, Intermediate Frequency ( $f_{IF}$ )=200kHz

 $\rightarrow (315 \text{MHz}-0.2 \text{MHz})/(16 \text{MHz}/2) \times 0.8 \times 2 = 62.96$ 

 $\rightarrow D K=0.96 \times 2^{20}=1006632$ 

 $\rightarrow$  Dec2Bin(1006632)=1111 0101 1100 0010 1000

- f<sub>XTAL</sub>=16MHz, RF channel frequency(f<sub>RF</sub>)=433.92MHz, Intermediate Frequency (f<sub>IF</sub>)=200kHz
  - $\rightarrow$  (433.92MHz-0.2MHz)/(16MHz/2)×0.8=43.372

 $\rightarrow$  D K=0.372×2<sup>20</sup>=390070

 $\rightarrow$  Dec2Bin(390070)=0101\_1111\_0011\_1011\_0110

#### • I2C1 – I<sup>2</sup>C Control Register 1 (Addr: 42H)

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	—	_	CFOMSD
R/W	_	—	—	—	_	—	_	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 Reserved bit, cannot be changed

CFOMSD: Configuration Mode shut down control


0: No operation

1: Exit Configuration Mode

In the configuration mode the RF receiver can be forced to leave this mode by first setting the CFOMSD bit high and then followed by an I<sup>2</sup>C stop condition. After leaving the Configuration Mode the CFOMSD bit will be reset to zero automatically.

# **Application Circuits**

Bit 0





## **Instruction Set**

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

#### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

#### Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

#### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



#### Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



## Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

#### Table Conventions

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	·		
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Deci	rement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
Rotate	· · ·		
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 Note	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Operation	1		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Opera	ation		
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



# Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added.
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C
Description Operation Affected flag(s) AND A,[m] Description Operation	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> <li>Z</li> <li>Logical AND immediate data to ACC</li> <li>Data in the Accumulator and the specified immediate data perform a bit wise logical AND</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s) AMD A,[m]	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$ .i $\leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	$TO \leftarrow 0$
Affected flag(s)	$PDF \leftarrow 0$ TO, PDF
Affected flag(s)	10,110
CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
, T	previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC $\leftarrow$ [m]
Affected flag(s)	Z
Threeted hug(3)	
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C



DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the
	Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF
0()	
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
	Move immediate data to ACC
MOV A,x	
Description Operation	The immediate data specified is loaded into the Accumulator. ACC $\leftarrow x$
-	
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	[m] ← ACC
Affected flag(s)	None
0(-)	



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
	Leciel OD Dete Menorete ACC
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the
Description	EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter $\leftarrow$ Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None



RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0-6) [m].0 \leftarrow C C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i $\leftarrow$ [m].(i+1); (i=0~6) [m].7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C



RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces
1	the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the
	Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ C
	$C \leftarrow [m].0$
Affected flag(s)	С
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are
	subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	ACC $\leftarrow$ ACC - [m] - $\overline{C}$
Affected flag(s)	OV, Z, AC, C
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the
	following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] - 1$ Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the
	following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m]$ .i $\leftarrow 1$
Affected flag(s)	None



SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$
Affected flag(s)	None



SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory
Description	The low byte of the program code addressed by the table pointer (TBHP and TBLP or only
	TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to
	TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z



XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
XOR A,x Description	Logical XOR immediate data to ACC Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
,	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR



## **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information


102



## 16-pin NSOP-EP (150mil) Outline Dimensions



F





Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.236 BSC	—
В	_	0.154 BSC	_
С	0.012	—	0.020
C'	_	0.390 BSC	—
D	_	—	0.069
D1	0.059	—	—
E	_	0.050 BSC	_
E2	0.039	—	—
F	0.000	_	0.006
G	0.016	—	0.050
Н	0.004	—	0.010
α	0°	_	8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	—	6.00 BSC	_
В	—	3.90 BSC	—
С	0.31	_	0.51
C'	—	9.90 BSC	—
D	—	_	1.75
D1	1.50	_	—
E	—	1.27 BSC	—
E2	1.00	—	—
F	0.00	—	0.15
G	0.40	—	1.27
Н	0.10	_	0.25
α	0°	—	8°

Copyright<sup>©</sup> 2021 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.