

CO/GAS Detector Flash MCU with LCD/LED Driver and Calendar

BA45F6748

Revision: V1.00 Date: August 21, 2020

www.holtek.com



Table of Contents

Features	
CPU Features	
Peripheral Features	
Calendar Features	
General Description	
Block Diagram	
Pin Assignment	
Pin Description	11
Absolute Maximum Ratings	15
D.C. Characteristics	15
Operating Voltage Characteristics	
Operating Current Characteristics	
Standby Current Characteristics	16
A.C. Characteristics	
High Speed Internal Oscillator – HIRC – Frequency Accuracy	
Low Speed Internal Oscillator Characteristics – LIRC	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	
Memory Characteristics	
LVD & LVR Electrical Characteristics	19
A/D Converter Electrical Characteristics	
Reference Voltage Characteristics	
Temperature Sensor Characteristics	21
LDO Electrical Characteristics	21
Operational Amplifier Electrical Characteristics	
LCD Electrical Characteristics	
Calendar Electrical Characteristics	
D.C. Characteristics	
A.C. Characteristics	24
Power-on Reset Characteristics	
System Architecture	
Clocking and Pipelining	
Program Counter	26
Stack	
Arithmetic and Logic Unit – ALU	27
Flash Program Memory	
Structure	28



Special Vectors	28
Look-up Table	
Table Program Example	29
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	31
In Application Programming – IAP	31
Data Memory	
Structure	43
Data Memory Addressing	44
General Purpose Data Memory	44
Special Purpose Data Memory	
Special Function Register Description	
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H	
Accumulator – ACC	47
Program Counter Low Register – PCL	48
Look-up Table Registers – TBLP, TBHP, TBLH	48
Option Memory Mapping Register – ORMC	
Status Register – STATUS	49
EEPROM Data Memory	
EEPROM Data Memory Structure	
EEPROM Registers	51
Reading Data from the EEPROM	
Writing Data to the EEPROM	53
Write Protection	53
EEPROM Interrupt	53
Programming Considerations	54
Oscillators	
Oscillator Overview	
System Clock Configurations	
Internal High Speed RC Oscillator – HIRC	
Internal 32kHz Oscillator – LIRC	
Operating Modes and System Clocks	56
System Clocks	
System Operation Modes	
Control Registers	
Operating Mode Switching	
Standby Current Considerations	
Wake-up	
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	
U - 1	



Reset and Initialisation	66
Reset Functions	66
Reset Initial Conditions	68
Input/Output Ports	71
Pull-high Resistors	
Port A Wake-up	72
I/O Port Control Registers	72
I/O Port Source Current Selection	72
Pin-shared Functions	74
I/O Pin Structures	80
Programming Considerations	80
Timer Modules – TM	
Introduction	
TM Operation	81
TM Clock Source	81
TM Interrupts	82
TM External Pins	82
Programming Considerations	83
Standard Type TM – STM	
Standard TM Operation	
Standard Type TM Register Description	
Standard Type TM Operation Modes	
Periodic Type TM – PTM	
Periodic TM Operation	
Periodic Type TM Register Description	
Periodic Type TM Operating Modes	
Voltage Regulator – LDO	
CO/Gas Detector AFE	
CO/Gas Detector AFE Registers	
Input Offset Calibration	
CO/Gas Detector AFE Application Description	
Analog to Digital Converter	
A/D Converter Overview	
Register Descriptions	
A/D Converter Operation	
A/D Converter Reference Voltage	
A/D Converter Input Signals	
Conversion Rate and Timing Diagram	
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Conversion Function	
Temperature Measurement Function	
A/D Conversion Programming Examples	



Universal Serial Interface Module – USIM	
SPI Interface	
I ² C Interface	141
UART Interface	151
LCD Driver	
LCD Display Data Memory	167
LCD Clock Source	
LCD Registers	
LCD Voltage Source and Biasing	
LCD Reset Status	173
LCD Driver Output	173
Programming Considerations	176
Calendar	
Command Byte	
R/W Signal	
A0~A2	
Burst Mode	
Test Mode	
Write Protect Register	
Clock HALT Bit	
12-hour/24-hour Mode	
AM-PM Mode	
Reset and Serial Clock Control	179
Data Input and Data Out	179
Crystal Selection	179
Operating Flowchart	180
Timing Diagrams	181
Low Voltage Detector – LVD	
LVD Register	
LVD Operation	
Interrupts	
Interrupt Registers	
Interrupt Operation	
External Interrupts	
Universal Serial Interface Module Interrupt	
LVD Interrupt	
A/D Converter Interrupt	
EEPROM Interrupt	
TM Interrupts	
Time Base Interrupts	
Interrupt Wake-up Function	192
Programming Considerations	192
Application Circuits	



Instruction Set	194
Introduction	194
Instruction Timing	194
Moving and Transferring Data	194
Arithmetic Operations	194
Logical and Rotate Operation	195
Branches and Control Transfer	195
Bit Operations	195
Table Read Operations	195
Other Operations	195
Instruction Set Summary	196
Table Conventions	
Extended Instruction Set	198
Instruction Definition	200
Extended Instruction Definition	
Package Information	216
48-pin LQFP (7mm×7mm) Outline Dimensions	



Features

CPU Features

- · Operating voltage
 - f_{sys}=2MHz: 2.2V~5.5V
 - f_{SYS}=4MHz: 2.2V~5.5V
 - f_{sys}=8MHz: 2.2V~5.5V
- Up to 0.5 μs instruction cycle with 8MHz system clock at $V_{\text{DD}}{=}5V$
- · Power down and wake-up functions to reduce power consumption
- Oscillator types
 - Internal High Speed 2/4/8MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- · Fully integrated internal oscillators require no external components
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 4K×16
- RAM Data Memory: 256×8
- True EEPROM Memory: 128×8
- In Application Programming IAP
- Watchdog Timer function
- Up to 31 bidirectional I/O lines
- · 4-level programmable I/O port source current for LED applications
- · Two external interrupt lines shared with I/O pins
- Internal LDO provides fixed 2.2V/2.5V/3.0V output
- · CO/Gas detector AFE including an operational amplifier
- 8 external channel 12-bit resolution A/D converter with internal reference voltage V_{BGREF}
- · Temperature Sensor with internal reference voltage
- Multiple Timer Modules for time measurement, input capture, compare match output, PWM output or single pulse output function
- · Dual Time-Base functions for generation of fixed time interrupt signals
- Universal Serial Interface Module USIM for SPI, I2C or UART communication
- LCD Driver function
 - SEGs × COMs: 12×4
 - Duty type: 1/4 duty
 - Bias level: 1/3 bias
 - Bias type: R type or C type
 - Waveform type: type A or type B
- Low voltage reset function
- Low voltage detect function
- Package type: 48-pin LQFP



Calendar Features

- Operating voltage: 2.2V~5.5V
- Maximum input serial clock: 2MHz at V_{CC} =5V
- Operating current
 - less than 0.7µA at 3V
 - less than 1.0µA at 5V
- TTL compatible
 - + $V_{\rm IH}: 2.0V{\sim}V_{\rm CC}{+}0.3V$ at $V_{\rm CC}{=}5V$
 - V_{IL}: 0.3V~+0.8V at V_{CC}=5V
- Two data transmission modes: single-byte, or burst mode
- Serial I/O transmission
- All registers store BCD format

General Description

The BA45F6748 is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller with a fully integrated LCD driver, especially designed for CO/Gas detector applications which require LCD/LED display and Calendar functions.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel Analog to Digital converter, an integrated temperature sensor circuitry and an operational amplifier function. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI, I²C and UART interface functions, three popular interfaces which provide designers with a means of easy communication with external peripheral hardware. In addition, an internal LDO function provides various fixed voltage options to the internal modules and external devices. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.


The device also includes fully integrated high and low speed oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimize microcontroller operation and minimize power consumption.

The device also includes a serial timekeeper is provided for Calendar, which provides seconds, minutes, hours, day, date, month and year information. The number of days in each month and leap years are automatically adjusted. The Calendar is designed for low power consumption and can operate in two modes: one is the 12-hour mode with an AM/PM indicator, the other is the 24-hour mode.

The inclusion of flexible I/O programming features, Time-Base funcitons along with many other features ensure that the device will find excellent use in CO/Gas detector with LCD/LED display and Calendar applications.




Block Diagram





BA45F6748 CO/GAS Detector Flash MCU with LCD/LED Driver and Calendar

Pin Assignment



- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are the OCDS dedicated pins and only available for the EV chip with the part number BA45V6748.
 - 3. In general calendar applications, the REST, DIO and SCLK pins should be externally connected to I/O pins respectively for normal operation.



Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	ОРТ	I/T	O/T	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/UTX/SDO/ICPDA/	UTX	PAS0	_	CMOS	UART serial data output
OCDSDA	SDO	PAS0		CMOS	SPI serial data output
	ICPDA	_	ST	CMOS	ICP Data/Address pin
	OCDSDA	_	ST	CMOS	OCDS Data/Address pin, for EV chip only
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT0	PAS0 IFS1	ST	_	External interrupt input
PA1/INT0/SCK/SCL/PTPB/ AN0	SCK	PAS0 IFS0	ST	CMOS	SPI serial clock
	SCL	PAS0 IFS0	ST	NMOS	I ² C clock line
	PTPB	PAS0	—	CMOS	PTM inverted output
	AN0	PAS0	AN	_	A/D Converter external input channel
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SDI	PAS1 IFS0	ST		SPI serial data input
PA2/SDI/SDA/URX/UTX/ ICPCK/OCDSCK	SDA	PAS0 IFS0	ST	NMOS	I ² C data line
	URX/UTX	PAS0 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input/output in Single Wire Mode communication
	ICPCK	_	ST	_	ICP clock pin
	OCDSCK	—	ST	—	OCDS clock pin, for EV chip only
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA3/SCS/PTP/AN1	SCS	PAS0 IFS0	ST	CMOS	SPI slave select
	PTP	PAS0		CMOS	PTM output
	AN1	PAS0	AN	_	A/D Converter external input channel
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA4/INT1/STPI/VREF	INT1	PAS1 IFS1	ST	_	External interrupt input
	STPI	PAS1 IFS0	ST	_	STM capture input
	VREF	PAS1	AN	—	A/D Converter external reference voltage input



BA45F6748 CO/GAS Detector Flash MCU with LCD/LED Driver and Calendar

Pin Name	Function	OPT	I/T	O/T	Description
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTPI	PAS1 IFS0	ST	_	PTM capture input
	SEG0	PAS1	_	AN	LCD segment output
PA5/PTPI/SEG0/SDI/SDA/ URX/UTX/AN4	SDI	IFS0	ST	_	SPI serial data input
	SDA	PAS1 IFS0	ST	NMOS	I²C data line
	URX/UTX	PAS1 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input/output in Single Wire Mode communication
	AN4	PAS1	AN	—	A/D Converter external input channel
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTCK	PAS1 IFS0	ST	_	PTM clock input or capture input
PA6/PTCK/SEG1/SCK/SCL/ AN5	SEG1	PAS1	_	AN	LCD segment output
AND	SCK	PAS1 IFS0	ST	CMOS	SPI serial clock
	SCL	PAS1 IFS0	ST	NMOS	I ² C clock line
	AN5	PAS1	AN	—	A/D Converter external input channel
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/INT1/SEG2/UTX/SDO/	INT1	PAS1 IFS1	ST	_	External interrupt input
AN6	SEG2	PAS1	_	AN	LCD segment output
	UTX	PAS1	_	CMOS	UART serial data output
	SDO	PAS1	_	CMOS	SPI serial data output
	AN6	PAS1	AN	_	A/D Converter external input channel
	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PB0/INT0/SEG3/SCS/AN7	INT0	PBS0 IFS1	ST		External interrupt input
FB0/INT0/SEG5/SCS/AN7	SEG3	PBS0		AN	LCD segment output
	SCS	PBS0 IFS0	ST	CMOS	SPI slave select
	AN7	PBS0	AN	—	A/D Converter external input channel
PB1/SEG4	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG4	PBS0	—	AN	LCD segment output
PB2/SEG5	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG5	PBS0	—	AN	LCD segment output
PB3/SEG6	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG6	PBS0		AN	LCD segment output
PB4/SEG7	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG7	PBS1		AN	LCD segment output



Pin Name	Function	OPT	I/T	O/T	Description
PB5/SEG8	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG8	PBS1	_	AN	LCD segment output
	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PB6/PTP/AN2	PTP	PBS1	_	CMOS	PTM output
	AN2	PBS1	AN	—	A/D Converter external input channel
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PB7/UTX/SDO/AN3	UTX	PBS1		CMOS	UART serial data output
	SDO	PBS1		CMOS	SPI serial data output
	AN3	PBS1	AN		A/D Converter external input channel
PC0/COM0	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	COM0	PCS0		AN	LCD common output
PC1/COM1	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	COM1	PCS0		AN	LCD common output
PC2/COM2	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	COM2	PCS0		AN	LCD common output
PC3/COM3	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	COM3	PCS0	_	AN	LCD common output
	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC4/UTX/SDO	UTX	PCS1		CMOS	UART serial data output
	SDO	PCS1	_	CMOS	SPI serial data output
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	SDI	PCS1 IFS0	ST	_	SPI serial data input
PC5/SDI/SDA/URX/UTX	SDA	PCS1 IFS0	ST	NMOS	I ² C data line
	URX/UTX	PCS1 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input/output in Single Wire Mode communication
	PC6	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC6/SCK/SCL	SCK	PCS1 IFS0	ST	CMOS	SPI serial clock
	SCL	PCS1 IFS0	ST	NMOS	I ² C clock line
	PC7	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC7/STCK/SCS	STCK	PCS1	ST	_	STM clock input
	SCS	PCS1 IFS0	ST	CMOS	SPI slave select
	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PD0/STPI/PTP	STPI	PDS0 IFS0	ST	_	STM capture input
	PTP	PDS0		CMOS	PTM output



BA45F6748 CO/GAS Detector Flash MCU with LCD/LED Driver and Calendar

Pin Name	Function	OPT	I/T	O/T	Description
PD1/STP	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	STP	PDS0	_	CMOS	STM output
	PD2	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	STPB	PDS0	_	CMOS	STM inverted output
PD2/STPB/SCK/SCL	SCK	PDS0 IFS0	ST	CMOS	SPI serial clock
	SCL	PDS0 IFS0	ST	NMOS	I ² C clock line
	PD3	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	PTP	PDS0		CMOS	PTM output
	PTPB	PDS0		CMOS	PTM inverted output
PD3/PTP/PTPB/SDI/SDA/ URX/UTX	SDI	PDS0 IFS0	ST	_	SPI serial data input
	SDA	PDS0 IFS0	ST	NMOS	I ² C data line
	URX/UTX	PDS0 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input / output in Single Wire Mode communication
	PD4	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PD4/SEG9/C1	SEG9	PDS1		AN	LCD segment output
	C1	PDS1	_	AN	LCD voltage pump
	PD5	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PD5/SEG10/C2	SEG10	PDS1		AN	LCD segment output
	C2	PDS1		AN	LCD voltage pump
	PD6	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PD6/SEG11/V2	SEG11	PDS1		AN	LCD segment output
	V2	PDS1		AN	LCD voltage pump
VLDO	VLDO			PWR	LDO output
V1	V1			AN	LCD voltage pump
VMAX	VMAX	—	PWR		LCD maximum voltage, connected to VDD or V1
PLCD	PLCD	_	PWR		LCD power supply
OPINP	OPINP		AN		OPAMP external positive input pin
OPINN	OPINN		AN		OPAMP external negative input pin
OPOUT	OPOUT	—		AN	OPAMP output
	IOVDD	_	PWR		I/O pad positive power supply
IOVDD/VDD/VIN/AVDD	VDD	_	PWR		Digital positive power supply
	VIN		PWR		LDO positive power supply
	AVDD		PWR	_	Analog positive power supply
	IOVSS		PWR	_	I/O pad ground
IOVSS/VSS/AVSS	VSS		PWR		Digital negative power supply, ground
	AVSS		PWR		Analog negative power supply
NC	-				No connected
VCC	VCC	—	PWR		Calendar positive power supply
X1	X1	—	ST		Oscillator input pin
X2	X2			CMOS	Oscillator output pin



Pin Name	Function	ΟΡΤ	I/T	O/T	Description
REST	REST	_	ST	_	Reset pin with serial transmission. It should be externally connected to an I/O pin for Calendar normal operation
DIO	DIO	_	ST	CMOS	Data Input/Output pin with serial transmission. It should be externally connected to an I/O pin for Calendar normal operation
SCLK	SCLK	—	ST	_	Serial Clock pulse pin with serial transmission. It should be externally connected to an I/O pin for Calendar normal operation
Legend: I/T: Input type;	O/	/T: Outp	out type	;	OPT: Optional by register option;

Legend: I/T: Input type; PWR: Power;

O/T: Output type; ST: Schmitt Trigger input;

AN: Analog signal;

CMOS: CMOS output.

Absolute Maximum Ratings

NMOS: NMOS output;

Supply Voltage	$V_{\rm SS} – 0.3 V$ to $6.0 V$
Input Voltage	$V_{\text{SS}}0.3V$ to $V_{\text{DD}}\text{+}0.3V$
Storage Temperature	-50°C to 125°C
Operating Temperature	-40°C to 85°C
I _{OH} Total	
I _{OL} Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	f _{SYS} =f _{HIRC} =2MHz	2.2	—	5.5		
	Operating Voltage – HIRC	f _{SYS} =f _{HIRC} =4MHz	2.2	_	5.5	V
V _{DD}	f _{SYS} =f _{HIRC} =8MHz	2.2	_	5.5		
	Operating Voltage – LIRC	f _{SYS} =f _{LIRC} =32kHz	2.2	_	5.5	V



Operating Current Characteristics

Ta=-40°C~85°C

Symphol	Operation Mode		Test Conditions	Min.	Turn	Max	Unit
Symbol	Operation mode	V _{DD}	Conditions	win.	Тур.	Max.	Unit
		2.2V		_	8	16	
	SLOW Mode – LIRC	3V f _{sys} =32kHz	_	10	20	μA	
		5V		_	30	50	
	2.2V		_	0.15	0.20		
		3V	f _{SYS} =2MHz		0.2	0.3	mA
		5V		_	0.4	0.6	
DD		2.2V		_	0.3	0.5	
	FAST Mode – HIRC	3V	f _{sys} =4MHz	_	0.4	0.6	mA
		5V		_	0.8	1.2	
		2.2V		_	0.6	1.0	
		3V	fsys=8MHz	_	0.8	1.2	mA
		5V		_	1.6	2.4	

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital input is setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Standby Current Characteristics

Ta=-40°C~85°C, unless otherwise specified

Symbol	Operation Made		Test Conditions	Turn	Max	Max.	Unit
Symbol	Operation Mode	VDD	Conditions	Тур.	Max.	@85°C	Unit
		2.2V		1.2	2.4	2.9	
	SLEEP Mode	3V	WDT on	1.5	3.0	3.6	μA
		5V		3	5	6	
		2.2V		2.4	4.0	4.8	
	IDLE0 Mode – LIRC	3V	f _{SUB} on	3	5	6	μA
		5V		5	10	12	
		2.2V	fsuв on, fsys=2MHz	60	120	140	
ISTB		3V		70	140	160	μA
		5V		130	260	280	
		2.2V		90	200	220	
	IDLE1 Mode – HIRC	3V	f _{SUB} on, f _{SYS} =4MHz	110	220	240	μA
		5V		210	420	460	
		2.2V		150	300	340	
		3V	f _{SUB} on, f _{SYS} =8MHz	180	360	400	μA
		5V		370	740	800	

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital input is setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction executed thus stopping all instruction execution.



A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

High Speed Internal Oscillator – HIRC – Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Symbol	Parameter	Tes	st Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Temp.	IVIII.	Тур.	wax.	Unit
			25°C	-1%	2	+1%	
		3V/5V	-20°C~60°C	-2%	2	+2%	
	2MHz Writer Trimmed HIRC Frequency		-40°C~85°C	-3%	2	+3%	MHz
	licquency	2.2V~5.5V	25°C	-6%	2	+9%	
f _{HIRC}		2.20~5.50	-40°C~85°C	-6%	2	+10%	
		2)//5)/	25°C	-1%	4	+1%	
	4MHz Writer Trimmed HIRC	3V/5V	-40°C~85°C	-2.5%	4	+2.5%	MHz
	Frequency	2.2V~5.5V	25°C	-2.5%	4	+2.5%	IVITIZ
		2.20~5.50	-40°C~85°C	-3%	4	+3%	
		2)//5)/	25°C	-1%	8	+1%	
4	8MHz Writer Trimmed HIRC	3V/5V	-40°C~85°C	-10%	8	+2%	
f _{HIRC}	Frequency	2.2V~5.5V	25°C	-10%	8	+3%	MHz
		2.2v~3.3V	-40°C~85°C	-15%	8	+5%	


Note: 1. The 3V/5V values for V_{DD} are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

2. The row below the 3V/5V trim voltage row is provided to show the values for the full V_{DD} range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.2V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.

Low Speed Internal Oscillator Characteristics – LIRC

Symbol Parameter	Tes	t Conditions	Min.	Тур.	Max.	Unit	
Symbol	Falameter	VDD	Temp.	IVIIII.		IVIAX.	Unit
f _{LIRC}	LIRC Frequency	2.2V~5.5V	-40°C~85°C	-7%	32	+7%	kHz
t _{start}	LIRC Start-up Time	—	-40°C~85°C	_		100	μs

Operating Frequency Characteristic Curves





System Start Up Time Characteristics

-					-	Га=-40°	C~85°C
Symbol	Parameter		Test Conditions	Min.	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	win.	Тур.	Max.	Unit
	System Start-up Time	_	$f_{SYS}=f_H \sim f_H/64$, $f_H=f_{HIRC}$	_	16	_	t _{HIRC}
	Wake-up from conditions where $f_{\mbox{\scriptsize SYS}}$ is off	—	$f_{SYS}=f_{SUB}=f_{LIRC}$	—	2	—	t _{LIRC}
tsst	System Start-up Time	-	f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC}	—	2	_	tн
1551	Wake-up from conditions where fsys is on	_	f _{SYS} =f _{SUB} =f _{LIRC}	_	2	_	t _{sub}
	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode	_	$ \begin{array}{l} f_{\text{HIRC}} \text{switches from off} \\ \rightarrow \text{on} \end{array} $	_	16		t _{HIRC}
t _{RSTD}	System Reset Delay Time Reset source from Power-on Reset or LVR Hardware Reset	_	RR _{POR} =5V/ms	off 42	48	54	ms
	System Reset Delay Time WDTC Software Reset	_	_				
t _{RSTD}	System Reset Delay Time Reset source from WDT Overflow	_	_	14	16	18	ms
t _{SRESET}	Minimum Software Reset Width to Reset	_	_	45	90	120	μs

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbol t_{HIRC} etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example, $t_{HIRC}=1/f_{HIRC}$, $t_{SYS}=1/f_{SYS}$ etc.
- 3. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Input/Output Characteristics

Ta=-40°C~85°C

Symphol	Deremeter		Test Conditions	Min	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
VII	Input Low Voltage for I/O Ports	5V	_	0	_	1.5	V
VIL	Input Low voltage for I/O Ports	_	_	0	_	$0.2V_{\text{DD}}$	V
VIH	Input High Voltage for I/O Ports	5V	_	3.5	—	5.0	V
VIH	Input High voltage for 1/O Forts	—	_	$0.8V_{\text{DD}}$	—	Vdd	V
IOL	Sink Current for I/O Ports	3V	Voi =0.1Vpp	16	32	—	mA
IOL		5V	VOL-U.IVDD	32	65	—	ШA
		3V	V _{OH} =0.9V _{DD} , SLEDCn[m+1:m]=00B,	-0.7	-1.5	—	
		5V	(n=0 or 1; m=0, 2, 4 or 6)	-1.5	-2.9	—	
		3V	$V_{OH}=0.9V_{DD}$,	-1.3	-2.5	_	
	Source Current for I/O Ports	5V	SLEDCn[m+1:m]=01B, (n=0 or 1; m=0, 2, 4 or 6)	-2.5	-5.1		
Іон	Source Current for I/O Ports	3V	$V_{OH}=0.9V_{DD}$,	-1.8	-3.6	_	mA
		5V	SLEDCn[m+1:m]=10B, (n=0 or 1; m=0, 2, 4 or 6)	-3.6	-7.3		
		3V	$V_{OH}=0.9V_{DD}$,	-4	-8	_	
		5V	SLEDCn[m+1:m]=11B, (n=0 or 1; m=0, 2, 4 or 6)	-8	-16		
D	Dull high Desistance for 1/0 Date (Note)	3V	_	20	60	100	kΩ
Rph	Pull-high Resistance for I/O Ports (Note)	5V	_	10	30	50	κΩ
ILEAK	Input Leakage Current	5V	VIN=VDD or VIN=VSS	_	_	±1	μA
•	STPI Input Minimum Pulse Width	_	_	0.3	_	—	
t _{TPI}	PTPI Input Minimum Pulse Width	_	_	0.1	_	_	μs



Or make a l	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Falameter		Conditions	win.	Тур.	wax.	Unit
	STCK Input Minimum Pulse Width	_	_	0.3	—		
t _{TCK}	PTCK Input Minimum Pulse Width	_	_	0.3	—		μs
f _{TMCLK}	PTM Maximum Timer Clock Source Frequency	5V	_		_	1	fsys
t _{CPW}	PTM Minimum Capture Pulse Width	_	_	2	_	_	t _{TMCLK}
t _{INT}	External Interrupt Minimum Pulse Width	_	_	10	_		μs

Note: The R_{PH} internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

Memory Characteristics

Ta=-40°C~85°C, unless otherwise specified

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit		
Symbol	Falameter	VDD	Conditions	IVIIII.	Тур.	Wax.	Unit		
V _{DD}	Read / Write Operating Voltage	_	—	V_{DDmin}	—	V _{DDmax}	V		
Flash Program / Data EEPROM Memory									
t _{DEW}	Erase / Write Cycle Time – Flash Program Memory		_		2	3	ms		
	Write Cycle Time – Data EEPROM Memory	—	—	_	4	6			
DDPGM	Programming / Erase current on V _{DD}	_	—	_	_	5.0	mA		
EР	Cell Endurance – Flash Program Memory	_	—	10K	_	_	E/W		
EP	Cell Endurance – Data EEPROM Memory	—	—	100K	—	—			
t _{RETD}	ROM Data Retention time	_	Ta=25°C	_	40	_	Year		
RAM Da	RAM Data Memory								
V _{DR}	RAM Data Retention voltage		Device in SLEEP Mode	1.0			V		

LVD & LVR Electrical Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Conditions		Тур.	wax.	
V _{LVR}	Low Voltage Reset Voltage	—	LVR enable	-5%	2.1	+5%	V
			LVD enable, voltage select 2.0V		2.0	+5%	
			LVD enable, voltage select 2.2V]	2.2		
			LVD enable, voltage select 2.4V		2.4		
V	LVD Low Voltage Detection Voltage		LVD enable, voltage select 2.7V	-5%	2.7		V
V LVD		_	LVD enable, voltage select 3.0V	-5%	3.0		v
			LVD enable, voltage select 3.3V	-	3.3	1	
			LVD enable, voltage select 3.6V		3.6		
			LVD enable, voltage select 4.0V	1	4.0	1	
		3V	LVD enable, LVR enable,	—	—	20	
	Operating Current	5V	VBGEN=0	—	20	25	
LVRLVDBG	Operating Current	3V	LVD enable, LVR enable,	_	—	25	μA
		5V	VBGEN=1	—	25	30	-
t _{LVDS} L'			For LVR enable, VBGEN=0, LVD off \rightarrow on	_	_	18	
	LVDO Stable Time		For LVR disable, VBGEN=0, LVD off \rightarrow on	_	_	150	- μs



Question	Dementari		Test Conditions	Min	True	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
t _{LVR}	Minimum Low Voltage Width to Reset		_	120	240	480	μs
t _{LVD}	Minimum Low Voltage Width to Interrupt	_		60	120	240	μs
I _{LVR}	Additional Current for LVR Enable		LVD disable, VBGEN=0	_	_	24	μA
ILVD	Additional Current for LVD Enable		LVR disable, VBGEN=0	_	_	24	μA

A/D Converter Electrical Characteristics

Ta=-40°C~85°C

O	Barrantan		Test Conditions		-		11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
Vadi	A/D Converter Input Voltage	—		0	—	VREF	V
VREF	A/D Converter Reference Voltage			2.2	_	V _{DD}	V
NR	Resolution			—	—	12	Bit
DNL	A/D Converter Differential Non-linearity		V _{REF} =AV _{DD} , t _{ADCK} =0.5µs	-3	—	+3	LSB
INL	A/D Converter Integral Non-linearity	_	V _{REF} =AV _{DD} , t _{ADCK} =0.5µs	-4	_	+4	LSB
		2.2V		_	300	420	
ADC	Additional Current for A/D Converter Enable	3V	No load, t _{ADCK} =0.5µs	—	340	500	μA
		5V	-	_	500	700	1
	A/D Convertor Clock Daried		AN≠temperature sensor output	0.5	—	10.0	
t _{ADCK}	A/D Converter Clock Period		AN=temperature sensor output	1	—	2	μs
t _{ON2ST}	A/D Converter On-to-Start Time	_		4	—	—	μs
		—	AN≠temperature sensor output	—	4	—	
t _{ADS}	A/D Converter Sampling Time		AN=temperature sensor output	_	46	_	t _{ADCK}
	A/D Conversion Time		AN≠temperature sensor output	—	16	_	
t _{ADC}	(Including A/D Sample and Hold Time)	_	AN=temperature sensor output	—	58	_	t _{ADCK}
GERR	A/D Conversion Gain Error	_	V _{REF} =AV _{DD}	-4	_	4	LSB
OSRR	A/D Conversion Offset Error	—	V _{REF} =AV _{DD}	-4	_	4	LSB

Reference Voltage Characteristics

Ta=-40°C~85°C, unless otherwise specified

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Farameter	VDD	Conditions	IVIIII.	Тур.	IVIAX.	Unit
VBGREF	Bandgap Reference Voltage		Ta=-40°C~85°C	-1%	1.2	+1%	V
IBGREF	Additional Current for Bandgap Enable	5.5V	Ta=-40°C~85°C	_	25	40	μA
PSRR	Power Supply Rejection Ratio	_	Ta=25°C, V _{RIPPLE} =1V _{P-P} , f _{RIPPLE} =100Hz	75	_	_	dB
En	Output Noise	_	Ta=25°C, no load current, f=0.1Hz~10Hz	_	300		μV _{RMS}
I _{DRV}	Buffer Driving Capability	—	ΔV_{BGREF} =-1%	1	_	_	mA
Isd	Shutdown Current		VBGREN=0	_	_	0.1	μA
t _{start}	Startup Time	2.2V~ 5.5V	Ta=25°C	_	_	400	μs

Note: The $V_{\mbox{\scriptsize BGREF}}$ voltage is used as the A/D converter internal signal input.



Temperature Sensor Characteristics

0	Demonster		Test Conditions		-		11
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Temperature Sensor Operating Voltage		_	2.2	_	5.5	V
	Temperature Sensor	3V	TSEN=ADCEN=1, t _{ADCK} =1µs,		1260	1950	
ITS	Operating Current	5V	A/D converter included		1490	2250	μA
+	Temperature Sensor Turn On Stable Time	3V			—	100	
LTSS		5V		_	—	100	μs
V	V _{TSVREF} Temperature Sensor Reference Voltage	3V		-5%	2.01	+5%	v
VTSVREF		5V		-5%	2.01	+5%	
TLE	Temperature Linearity Error	_		_	±1	±2	°C
		2.7V~4.5V		-2.0	—	+2.0	
		2.7V~5.5V	V _{REF} =V _{TSVREF} , Ta=0°C~70°C, with linear calibration ^(Note)	-2.5	—	+2.5	1
TACC	Temperature Accuracy (Error)	_		_	±4.0		°C
		2.7V~5.5V	V _{REF} =V _{TSVREF} , Ta=-40°C~85°C,	-4.0	_	+4.0	1
		_	with linear calibration (Note)	_	±5.0		1
то	Tomporatura Naisa	3V	No ovorogo	_	0.4	_	°C(n -
TS_ _{Noise}	Temperature Noise	5V	No average		0.6		°C(p-p)

Ta=-40°C~85°C, unless otherwise specified

Note: Linear calibration is implemented using the linear formula which is established on the relation between the two calibrated temperatures and their corresponding ADC code. The temperature accuracy T_{ACC} is defined as the error between the actual temperature and the temperature obtained by the conversion of the ADC code through the formula.

LDO Electrical Characteristics

 $V_{\text{IN}}\text{=}V_{\text{OUT}}\text{+}0.3\text{V},$ $C_{\text{LOAD}}\text{=}4.7\mu\text{F},$ Ta=-40°C~85°C, unless otherwise specified

Cumb al	Demonster		Test Conditions	Min	True	Max	11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
Vin	LDO Input Voltage	—	_	2.5	-	5.5	V
			Ta=25°C, I _{LOAD} =1mA, V _{OUT} =2.2V	-3%	2.2	+3%	V
		_	Ta=-40°C~85°C, I _{LOAD} =1mA, V _{OUT} =2.2V	-5%	2.2	+5%	v
	LDO Output Voltage	_	Ta=25°C, I _{LOAD} =1mA, V _{OUT} =2.5V	-2%	2.5	+2%	V
Vout			Ta=-40°C~85°C, I _{LOAD} =1mA, V _{OUT} =2.5V	-5%	2.5	+5%	v
		Ta=25°C, I _{LOAD} =1mA, V _{OUT} =3.0V	-2%	3.0	+2%	v	
		_	Ta=-40°C~85°C, I _{LOAD} =1mA, V _{OUT} =3.0V	-5%	3.0	+5%	v
la	LDO Quiescent Current	5V	No load	_	2.3	5.0	μA
		—	V _{IN} =2.5V, ΔV _{OUT} =0.1V, V _{OUT} =2.2V	10	_	_	
Іоит	IOUT LDO Output Current	_	V _{IN} =2.8V, ΔV _{OUT} =0.1V, V _{OUT} =2.5V	15	_	_	mA
		_	V _{IN} =3.4V, ΔV _{OUT} =0.1V, V _{OUT} =3.0V	30	_	_	
тс	Temperature Coefficient	—	Ta=-40°C~85°C, I _{LOAD} =10mA	_	±1.5	±2.0	mV/°C

Note: Load regulation is measured at a constant junction temperature, using pulse testing with a low ON time and is guaranteed up to the maximum power dissipation. Power dissipation is determined by the input/output differential voltage and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range. The maximum allowable power dissipation at any ambient temperature is $P_D=(T_{J(MAX)}-Ta)/\theta_{JA}$.



Operational Amplifier Electrical Characteristics

V_{DD}=5V, Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		OPBW[1:0]=00B, no load	—	3	5	
	Additional Current for OPAMP	OPBW[1:0]=01B, no load	_	10	16	
IOPA	Enable	OPBW[1:0]=10B, no load	_	80	128	μA
		OPBW[1:0]=11B, no load	_	200	320	
Vos	Input Offset Voltage	Without calibration (OPOF[5:0]=100000B)	-15		+15	mV
		With calibration	-4	_	+4	
los	Input Offset Current	V _{IN} =(1/2)V _{CM}	_	1	10	nA
V _{CM}	Common Mode Voltage Range	OPBW[1:0]=00B/01B/10B/11B	Vss	_	V _{DD} -1.4	V
PSRR	Power Supply Rejection Ratio	OPBW[1:0]=00B/01B/10B/11B	50	70	—	dB
CMRR	Common Mode Rejection Ratio	OPBW[1:0]=00B/01B/10B/11B	50	80	—	dB
Aol	Open Loop Gain	OPBW[1:0]=00B/01B/10B/11B	60	80	—	dB
SR	Slew Rate	R _{LOAD} =1MΩ, C _{LOAD} =60pF, OPBW[1:0]=00B	0.5	1.5	_	
		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=01B	5	15	_) (lass s
		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=10B	180	500	_	V/ms
		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=11B	600	1800	_	
		R _{LOAD} =1MΩ, C _{LOAD} =60pF, OPBW[1:0]=00B	1.5	5.0	_	
GBW		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=01B	15	40	_	
GBW	Gain Bandwidth	R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=10B	400	600	_	kHz
	R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=11B	1000	2000	_		
V/		OPBW[1:0]=00B/01B, R _L =10kΩ connected to $V_{DD}/2$	V _{ss} +140		V _{DD} -160	
Vor	Maximum Output Voltage Range	OPBW[1:0]=10B/11B, R _L =10kΩ connected to $V_{DD}/2$	V _{ss} +120		V _{DD} -140	mV
	Output Short Circuit Current	R _{LOAD} =5.1Ω, OPBW[1:0]=00B/01B	±6	±12	_	
lsc	Output Short Circuit Current	R _{LOAD} =5.1Ω, OPBW[1:0]=10B/11B	±10	±20	_	mA

Note: These parameters are characterized but not tested.

V_{DD}=2.2V~5.5V, Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		OPBW[1:0]=00B, no load	_	2.5	4.0	
	Additional Current for OPAMP	OPBW[1:0]=01B, no load	_	10	16	
IOPA	Enable	OPBW[1:0]=10B, no load	_	80	128	μA
	OPBW[1:0]=11B, no load	_	200	320	1	
Vos Input Offset Voltage		Without calibration (OPOF[5:0]=100000B)	-15	_	+15	mV
		With calibration	-6	_	+6	1
los	Input Offset Current	V _{IN} =(1/2)V _{CM}	_	1	10	nA
Vсм	Common Mode Voltage Range	OPBW[1:0]=00B/01B/10B/11B	Vss	_	V _{DD} -1.4	V
PSRR	Power Supply Rejection Ratio	OPBW[1:0]=00B/01B/10B/11B	50	70	_	dB
CMRR	Common Mode Rejection Ratio	OPBW[1:0]=00B/01B/10B/11B		80	_	dB
Aol	Open Loop Gain	OPBW[1:0]=00B/01B/10B/11B	60	80	_	dB



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=00B	0.5	1.5	_	
SR		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=01B	5	15		V/ms
SK	Slew Rate	R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=10B	180	500	_	v/ms
		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=11B	600	1800		
	Gain Bandwidth	R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=00B	1	5	_	
GBW		R_{LOAD} =1MΩ, C _{LOAD} =60pF, OPBW[1:0]=01B	10	40	_	kHz
GDVV		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=10B	250	600	_	КПИ
		R_{LOAD} =1M Ω , C_{LOAD} =60pF, OPBW[1:0]=11B	800	2000	_	
N		OPBW[1:0]=00B/01B, R _L =10kΩ connected to $V_{DD}/2$	V _{ss} +140	_	V _{DD} -160	mV
V _{or}	Maximum Output Voltage Range	OPBW[1:0]=10B/11B, R _L =10kΩ connected to $V_{DD}/2$	V _{ss} +120		V _{DD} -140	IIIV
Isc	Output Short Circuit Current	R _{LOAD} =5.1Ω, OPBW[1:0]=00B/01B	±1.2	±12	—	mA
ISC	Culput Short Circuit Culterit	R _{LOAD} =5.1Ω, OPBW[1:0]=10B/11B	±2	±20		III/A

Note: These parameters are characterized but not tested.

LCD Electrical Characteristics

Ta=-40°C~85°C

O	Devenuetor		Test Conditions		T		11	
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit	
			_	R type, power supply from PLCD pin, PLCD[3:0]=1xxxB	3.0	_	5.5	V
			C type, power supply from PLCD pin	2.0		3.7	V	
			C type, power supply from V1 pin	3.0	—	5.5	V	
VIN	LCD Operating Voltage		C type, power supply from V2 pin	1.0	—	1.8	V	
			C type, power supply from V_A	3.0		5.5	V	
			C type, power supply from V_{B}	2.0	—	3.7	V	
		2.2V~ 5.5V	C type, power supply from V_{C}	-10%	1.04	+10%	V	
	Additional Current for LCD Enable (R type)	3V	R⊤=1170kΩ, no load,		3	6	μA	
		5V	V _A =V _{PLCD} =V _{DD} , 1/3 bias		5	10	μΛ	
		3V	R⊤=225kΩ, no load,		16	28	μA	
		5V	$V_A=V_{PLCD}=V_{DD}$, 1/3 bias		21	40	μΛ	
ILCD		3V	R⊤=60kΩ, no load,		50	75	μA	
LCD		5V	V _A =V _{PLCD} =V _{DD} , 1/3 bias		80	120	μΛ	
		3V	No load, $V_A=V_1=V_{DD}$, 1/3 bias,		0.6	1.2	μA	
	Additional Current for LCD	5V	LCDP[1:0]=11B		1.0	2.0	μΛ	
	Enable (C type)	3V	No load, $V_A=V_1=V_{DD}$, 1/3 bias,		1.6	3.0	μA	
		5V	LCDP[1:0]=01B (V _C =V _{REFIN})	—	1.8	5.0	μΑ	
l. an ai	LCD Common and Segment	3V	Voi=0.1Vdd	210	420	—		
ILCDOL	Sink Current	5V	VOL-O.IVDD	350	700	—	μA	
1	LCD Common and Segment	3V		-80	-160	—		
ILCDOH	Source Current	5V	VOH-U.SVDD	-180	-360	_	μA	



Calendar Electrical Characteristics

D.C. Characteristics

						٦	Гa=25°C
Symbol	Parameter	Test Conditions		Min.	Turn		Unit
Symbol		Vcc	Conditions		Тур.	Max.	Unit
I	Standby Current	3V		—	_	100	nA
I _{STB} Standby Current		5V		_	_	100	IIA
IDD Operating Current	Operating Current	3V	No load	_	0.50	0.70	
	Operating Current	5V		—	0.85	1.00	μA
Іон	Source Current	3V	V _{OH} =2.7V	-0.35	-0.70	—	mA
IOH		5V V _{он} =4.5V	V _{OH} =4.5V	-0.50	-1.00	—	
	Sink Current	3V	V _{OL} =0.3V	1.20	2.50	—	
IOL		5V	V _{OL} =0.5V	2.00	4.00	_	mA
V		3V		2.00	—	_	V
VIH	"H" Input Voltage	5V		2.00	_		V
VIL		3V		_	_	0.60	v
	"L" Input Voltage	5V			_	0.80	V

Note: I_{STB} is specified with SCLK, DIO, \overline{REST} open. The clock halt bit must be set to logic 1 (oscillator disabled).

A.C. Characteristics


						٦	Гa=25°C
Quanta al	Deveryorker	Test Conditions		Min.	-		11
Symbol	Parameter	Vcc	Conditions	win.	Тур.	Max.	Unit
t _{DC}	Data ta Claak Satun	3V	—	100		—	
LDC	Data to Clock Setup	5V	—	50	—	_	ns
t _{CDH}	Clock to Data Hold	3V	—	140	—	—	ns
CDH		5V	_	70			115
t _{CDD}	Clock to Data Delay	3V	—			400	ns
CDD		5V	_	_		200	115
t _{CL}	Clock Low Time	3V		500			ns
LCL	Clock LOW Time	5V	_	250		_	
+	Clock High Time	3V	—	500	_	_	ns
t _{сн}		5V	—	250	—	—	113
fscik	Clock Frequency	3V	_	_		1.0	MHz
ISCLK	Clock Trequency	5V	_	—	—	2.0	
tr/tf	Clock Rise and Fall Time	3V	_	_		1000	ns
tr/ tf		5V	—	_		500	115
tcc	Reset to Clock Setup	3V	_	2			μs
100	Reset to Clock Setup	5V		1			μο
t _{ссн}	Clock to Reset Hold	3V	_	120	—	_	ne
ICCH	Clock to Reset Hold	5V	—	60		_	ns
t _{CWH}	Reset Inactive Time	3V	_	2	—	_	110
CWH		5V	_	1		_	μs
toon	Reset to I/O High Impedance	3V	_	_		140	ne
t _{CDZ}	Reset to I/O High Impedance	5V		_	—	70	ns

Power-on Reset Characteristics



Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol			Conditions	IVIII.	Тур.	wax.	Unit
VPOR	V _{DD} Start Voltage to Ensure Power-on Reset	_	_		_	100	mV
RRPOR	V _{DD} Rising Rate to Ensure Power-on Reset	_	_	0.035	_	—	V/ms
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	_		1			ms




System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining

The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining



Instruction Fetching

Program Counter

HOLTEK

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter					
Program Counter High Byte	PCL Register				
PC11~PC8	PCL7~PCL0				

Program	Counter
---------	---------

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.




Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSNZ, LSZ, LSZA, LSIZ, LSIZA, LSDZ, LSDZA




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $4K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "ITABRD [m]", "ITABRDL [m]", "TABRD [m]" or "ITABRDL [m]" instructions respectively when the memory [m] is located in Sector 0. If the memory [m] is located in other sectors except sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LITABRD [m]", "LITABRDL [m]", "LITABRDL [m]" or "LITABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".



The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "0F00H" which refers to the start address of the last page within the 4K words Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "0F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example



In Circuit Programming – ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the incircuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.



On-Chip Debug Support – OCDS

There is an EV chip named BA45V6748 which is used to emulate the real MCU device named BA45F6748. The EV chip device also provides the "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip device for debugging, the corresponding pin functions shared with the OCDSDA and OCDSCK pins will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip OCDS Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
GND	VSS	Ground

In Application Programming – IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of the IAP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART or USB, using I/O pins. Regarding the internal firmware, the user can select versions provided by Holtek or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

Flash Memory Read/Write Size

The Flash Memory Erase operation is carried out in a block format while the Write operation is carried out in 4-word format and the Read operation is carried out in a word format. The block size is assigned with a capacity of 256 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the data registers. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.

Operations	Format
Erase	256 words/block/time
Write	4 words/time
Read	1 word/time

IAP Operation Format



Erase Block	FARH[3:0]	FARL
0	0000	XXXX XXXX
1	0001	XXXX XXXX
2	0010	XXXX XXXX
3	0011	XXXX XXXX
4	0100	XXXX XXXX
5	0101	XXXX XXXX
6	0110	XXXX XXXX
7	0111	XXXX XXXX
8	1000	XXXX XXXX
9	1001	XXXX XXXX
10	1010	XXXX XXXX
11	1011	XXXX XXXX
12	1100	XXXX XXXX
13	1101	XXXX XXXX
14	1110	XXXX XXXX
15	1111	XXXX XXXX


"x": don't care

Erase Block Number and Selection

Write Unit	FARH[3:0]	FARL[7:2]	FARL[1:0]
0	0000	0000 00	XX
1	0000	0000 01	XX
2	0000	0000 10	XX
3	0000	0000 11	XX
4	0000	0001 00	XX
:	:	:	:
:	:	:	:
63	0000	1111 11	XX
64	0001	0000 00	XX
:	:	:	:
:	:	:	:
1022	1111	1111 10	XX
1023	1111	1111 11	XX

"x": don't care

Write Unit Number and Selection



Note: "i" is specified by FA11~FA2

Flash Memory IAP Read/Erase/Write Structure



IAP Flash Program Memory Registers

There are two address registers, four pairs of 16-bit data registers and two control registers. Read and Write operations to the Flash memory are carried out using 16-bit data operations using the address and data registers and the control registers. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FC0 and FC1.

Register				В	it			
Name	7	6	5	4	3	2	1	0
FC0	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
FC1	D7	D6	D5	D4	D3	D2	D1	D0
FARL	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
FARH	—	—	—	—	FA11	FA10	FA9	FA8
FD0L	D7	D6	D5	D4	D3	D2	D1	D0
FD0H	D15	D14	D13	D12	D11	D10	D9	D8
FD1L	D7	D6	D5	D4	D3	D2	D1	D0
FD1H	D15	D14	D13	D12	D11	D10	D9	D8
FD2L	D7	D6	D5	D4	D3	D2	D1	D0
FD2H	D15	D14	D13	D12	D11	D10	D9	D8
FD3L	D7	D6	D5	D4	D3	D2	D1	D0
FD3H	D15	D14	D13	D12	D11	D10	D9	D8

IAP Register List

FC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

CFWEN: Flash Memory Erase/Write function enable control 0: Flash memory erase/write function is disabled

1: Flash memory erase/write function has been successfully enabled

When this bit is cleared to 0 by application program, the Flash memory erase/write function is disabled. Note that this bit cannot be set high by application program. Writing a "1" into this bit results in no action. This bit is used to indicate the Flash memory erase/write function status. When this bit is set to 1 by the hardware, it means that the Flash memory erase/write function is enabled successfully. Otherwise, the Flash memory erase/write function is disabled if the bit is zero.

Bit 6~4 FMOD2~FMOD0: Flash memory Mode selection

000: Write Mode

001: Block Erase Mode

011: Read Mode

110: Flash memory Erase/Write function Enable Mode

Other values: Reserved These bits are used to select the Flash Memory operation modes. Note that the "Flash

memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.

Bit 3 **FWPEN**: Flash memory Erase/Write function enable procedure Trigger

0: Erase/Write function enable procedure is not triggered or procedure timer times out 1: Erase/Write function enable procedure is triggered and procedure timer starts to count This bit is used to activate the Flash memory Erase/Write function enable procedure

and an internal timer. It is set by the application programs and then cleared by the hardware when the internal timer times out. The correct patterns must be written into

the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the FWPEN bit is set high.

- Bit 2 FWT: Flash memory write initiate control 0: Do not initiate Flash memory write or indicating that a Flash memory write
 - process has completed
 - 1: Initiate Flash memory write process

This bit is set by software and cleared by the hardware when the Flash memory write process has completed.

Bit 1 FRDEN: Flash memory read enable control

0: Flash memory read disable

1: Flash memory read enable

This is the Flash memory Read Enable Bit which must be set high before any Flash memory read operations are carried out. Clearing this bit to zero will inhibit Flash memory read operations.

- Bit 0 **FRD**: Flash memory read initiate control
 - 0: Do not initiate Flash memory read or indicating that a Flash memory read process has completed
 - 1: Initiate Flash memory read process

This bit is set by software and cleared by the hardware when the Flash memory read process has completed.

- Note: 1. The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.
 - 2. Ensure that the $f_{\mbox{\scriptsize SUB}}$ clock is stable before executing the erase/write operation.
 - 3. Note that the CPU will be stopped when a read, write or erase operation is successfully activated.
 - 4. Ensure that the read, erase or write operation is totally complete before executing other operations.

FC1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Chip Reset Pattern

When a specific value of "55H" is written into this register, a reset signal will be generated to reset the whole chip.

FARL Register

Bit	7	6	5	4	3	2	1	0
Name	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **FA7~FA0**: Flash Memory Address bit 7 ~ bit 0

• FARH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	FA11	FA10	FA9	FA8
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 FA11~FA8: Flash Memory Address bit 11 ~ bit 8



FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The first Flash Memory data word bit 7 ~ bit 0

FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The first Flash Memory data word bit 15 ~ bit 8

FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The second Flash Memory data word bit $7 \sim bit 0$

FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The second Flash Memory data word bit 15 ~ bit 8

FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The third Flash Memory data word bit 7 ~ bit 0

FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The third Flash Memory data word bit 15 ~ bit 8

FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The fourth Flash Memory data word bit 7 ~ bit 0



FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The fourth Flash Memory data word bit 15 ~ bit 8


Flash Memory Erase/Write Flow

It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the Flash memory contents are correctly updated.

Flash Memory Erase/Write Flow Descriptions

- 1. Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash Memory Erase/Write function is successfully enabled, the CFWEN bit in the FC0 register will automatically be set high by hardware. After this, Erase or Write operations can be executed on the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for details.
- 2. Configure the Flash memory address to select the desired erase block and then erase this block.
- 3. Execute a Blank Check operation to ensure whether the block erase operation is successful or not. The "TABRD" instruction should be executed to read the Flash memory contents and to check if the contents is 0000h or not. If the Flash memory block erase operation fails, users should go back to Step 2 and execute the block erase operation again.
- 4. Write data into the specific block. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the Flash memory contents and check if the written data is correct or not. If the data read from the Flash memory is different from the written data, it means that the block write operation has failed, go back to Step 2 and execute the block erase operation again.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current block Erase and Write operations are complete and no more blocks need to be erased or written.





Flash Memory Erase/Write Flow

Note: The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.



Flash Memory Erase/Write Function Enable Procedure


The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the Flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash memory Erase/Write function.

Flash Memory Erase/Write Function Enable Procedure Description

- 1. Write data "110" to the FMOD[2:0] bits in the FC0 register to select the Flash Memory Erase/ Write Function Enable Mode.
- 2. Set the FWPEN bit in the FC0 register to "1" to activate the Flash Memory Erase/Write Function. This will also activate an internal timer.
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the FWPEN bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L, FD2L, FD3L, FD1H, FD2H and FD3H registers respectively.
- 4. Once the timer has timed out, the FWPEN bit will automatically be cleared to 0 by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the block erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FC0 register can be cleared. There is no need to execute the above procedure.





Flash Memory Erase/Write Function Enable Procedure



Flash Memory Write Procedure

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the flash memory can be filled into the FD0L/FD0H \sim FD3L/FD3H registers. The selected Flash memory block data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The block size is 256 words, whose address is specified by the memory address bits, FA11~FA8.

Flash Memory Write Procedure Description

To implement write operation the desired write unit start address should first be placed in the FARL and FARH registers and the data placed in the FD0L/FD0H \sim FD3L/FD3H registers. The amount of write data is 4 words for each write operation. therefore, the available write unit address is only specified by the FA11 \sim FA2 bits in the FARH and FARL registers and the content of FA1 \sim FA0 in the FARL register is not used when specifying the unit start address.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation. Set the FWT bit high to erase the desired block which is specified by the FARH and FARL registers. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.


- 4. Set the FMOD field to "000" to select the write operation.
- Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L/FD0H ~ FD3L/FD3H registers. The maximum written data number is 4 words.
- 6. Set the FWT bit high to write the data words from the data registers to the Flash memory consecutive addresses starting from FARL[1:0]=00b. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, then go to step 2.

Go to step 8 if the write operation is successful.

8. Clear the CFWEN bit low to disable the Flash memory erase/write function.





Flash Memory Write Procedure

- Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.
 - 2. It will take a typical time of 2.2ms for the FWT bit state changing from high to low.




Important Points to Note for Flash Memory Write Operations

- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole block.
- 3. After the data is written into the Flash memory the Flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the Flash memory is incorrect, erase the block and then activate a write operation on the same Flash memory block. The data check, block erase and data re-write steps should be repeatedly executed until the data written into the Flash memory is correct.
- 4. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

Flash Memory Read Procedure

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the Flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired Flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the Flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the Flash memory read operation is executed.



Flash Memory Read Procedure

- Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease.
 - 2. It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.



Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.


Categorized into two types, the first of these is an area of RAM where special function register are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control. All location within this area are read and write accessible under program control.

The device also provides a dedicated memory area for the LCD display data storage. In this chapter, only the General Purpose Data Memory and the Special Function Register Data Memory are introduced. Details about the LCD can be obtained in the LCD Driver section.

Structure

The Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Switching between the different Data Memory sectors can be achieved by properly setting the Memory Pointers to correct value. The special purpose registers are accessible in Sector 0, with the exception of the EEC register at address 40H, which is only accessible in Sector 1. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Special Purpose Data Memory		neral Purpose Data Memory	LCD Data Memory
Located Sectors	Capacity Sector: Address		Sector: Address
Sector 0: 00H~7FH Sector 1: 00H~7FH	256×8	Sector 0: 80H~FFH Sector 1: 80H~FFH	Sector 4: 00H~0BH



Data Memory Summary

Data Memory Structure



Data Memory Addressing

For this device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instructions which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 9 valid bits for this device, the high byte indicates a sector and the low byte indicates a specific address.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



Sector 1 EEC

	Sector 0	Sector 1		Sector 0
00H	IAR0		40H	
01H	MP0		41H	SIMC0
02H	IAR1		42H	SIMC1/UUCR1
03H	MP1L		43H	SIMC2/SIMA/UUCR2
04H	MP1H		44H	SIMD/UTXR RXR
05H	ACC		45H	SIMTOC/UBRG
06H	PCL		46H	UUCR3
				UUSR
07H	TBLP		47H	
08H	TBLH		48H	INTEG
09H	TBHP		49H	INTC0
0AH	STATUS		4AH	INTC1
0BH	VBGRC		4BH	INTC2
0CH	IAR2		4CH	INTC3
0DH	MP2L		4DH	PTMC0
0EH	MP2H		4EH	PTMC1
0FH	RSTFC		4FH	PTMC2
10H	TB0C		50H	PTMDL
11H	TB1C		51H	PTMDH
12H	SCC		52H	PTMAL
13H	HIRCC		53H	PTMAH
14H	PA		54H	PTMBL
				PTMBL
15H	PAC		55H	
16H	PAPU		56H	PTMRPL
17H	PAWU		57H	PTMRPH
18H	PB		58H	IFS0
19H	PBC		59H	IFS1
1AH	PBPU		5AH	FC0
1BH	SLEDC0		5BH	FC1
1CH	SLEDC1		5CH	FARL
1DH	PSCR		5DH	FARH
1EH	LVDC		5EH	FD0L
1FH	REGC		5FH	FD0H
20H	PC		60H	FD1L
21H	PCC		61H	FD1H
22H	PCPU		62H	FD2L
23H	PD		63H	FD2H
24H	PDC		64H	FD3L
2411 25H	PDPU		65H	FD3H
				OPSW0
26H	STMC0		66H	
27H	STMC1		67H	OPSW1
28H	STMDL		68H	OPPW
29H	STMDH		69H	OPC
2AH	STMAL		6AH	OPVOS
2BH	STMAH		6BH	OPPGAC0
2CH	SADOL		6CH	OPPGAC1
2DH	SADOH		6DH	LMSADOH
2EH	SADC0		6EH	LMSADOL
2FH	SADC1		6FH	ORMC
30H	SADC2		70H	
31H	LCDC0		71H	
32H	LCDC1		72H	
33H	PAS0		73H	
34H	PAS0 PAS1		73H 74H	
	PBS0			
35H			75H	
36H	PBS1		76H	
37H	PCS0		77H	
38H	PCS1		78H	
39H	PDS0		79H	
3AH	PDS1		7AH	
3BH			7BH	
3CH			7CH	
3DH	WDTC		7DH	
3EH	EEA		7EH	
3FH	EED		7FH	

: Unused, read as 00H

Special Purpose Data Memory



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section. However, several registers require a separate description in this section.

Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will result of "00H" and writing to the registers will result in no operation.

Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instructions which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example 1

```
data .section 'data
adres1 db ?
adres2
        db ?
adres3
        db ?
adres4
        db ?
        db ?
block
code .section at 0 'code'
org OOh
start:
     mov a, 04h
                             ; setup size of block
    mov block, a
    mov a, offset adres1
                             ; Accumulator loaded with first RAM address
     mov mp0, a
                             ; setup memory pointer with first RAM address
loop:
     clr IAR0
                             ; clear the data at address defined by MPO
     inc mp0
                              ; increase memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```



Indirect Addressing Program Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org OOh
start:
    mov a, 04h
                                ; setup size of block
    mov block, a
    mov a, 01h
                                ; setup the memory sector
    mov mplh, a
    mov a, offset adres1
                                ; Accumulator loaded with first RAM address
    mov mp11, a
                                ; setup memory pointer with first RAM address
loop:
    clr IAR1
                                ; clear the data at address defined by MP1L
    inc mpll
                                ; increase memory pointer MP1L
    sdz block
                                ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.

Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 'code'
org 00h
start:
                               ; move [m] data to acc
    lmov a, [m]
    lsub a, [m+1]
                               ; compare [m] and [m+1] data
    snz c
                               ; [m]>[m+1]?
     jmp continue
                               ; no
    lmov a, [m]
                                ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
    lmov [m+1], a
continue:
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=01F0H, it indicates address F0H in Sector 1.

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.



Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Option Memory Mapping Register – ORMC

The ORMC register is used to enable Option Memory Mapping function. The Option Memory capacity is 32 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses 00H~1FH will be mapped to Program Memory last page addresses E0H~FFH.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of $4 \times t_{LIRC}$. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

ORMC Register

Bit 7~0

ORMC7~ORMC0: Option Memory Mapping specific pattern When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.



Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/ logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.



STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	TO	PDF	OV	Z	AC	С
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	х	х	0	0	х	х	х	х
			<u> </u>	<u>.</u>			"х	": don't ca
Bit 7		result of th the instruct			nich is perf	ormed by th	ne OV flag	and the
Bit 6	For SUB For SBC result wh flag.	S/SUBM/LS C/SBCM/L nich is perfo	SUB/LSUB SBC/LSBC ormed by th	M instructi CM instruction of previous	ons, the CZ tions, the (operation (rent instruct I flag is equ I CZ flag is I CZ flag and	al to the Z the "AND	" operatio
	For othe	r instruction	ns, the CZ f	lag will not	be affected	1.		
Bit 5	0: Afte	tchdog Tim er power up atchdog tin	or executin		R WDT" or	"HALT" ir	struction	
Bit 4	0: Afte		or executin	ng the "CLI instruction		struction		
Bit 3	0: No 0 1: An 0	erflow flag overflow operation re est-order b			e highest-or	rder bit but	not a carry	out of th
Bit 2		result of ar		or logical or logical				
Bit 1	0: No a 1: An o		sults in a c	arry out of he low nibb		bles in addi	tion, or no	borrow
Bit 0		carry-out	sults in a c	arry during	an additior	operation	or if a borr	ow does



EEPROM Data Memory

This device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

Capacity	Address
128×8	00H~7FH

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 128×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0 and a single control register in Sector 1.

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in only Sector 1, can only be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operation on the EEC register is executed.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
EEA	_	EEA6	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0		
EED	D7	D6	D5	D4	D3	D2	D1	D0		
EEC	_		—	—	WREN	WR	RDEN	RD		

EEPROM Register List

• EEA Register

Bit	7	6	5	4	3	2	1	0
Name	—	EEA6	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	—	R/W						
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6~0 **EEA6~EEA0**: Data EEPROM address bit 6 ~ bit 0



EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: Data EEPROM data bit $7 \sim bit 0$

EEC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	WREN	WR	RDEN	RD
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	_	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

- 0: Disable
 - 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

- Bit 2 WR: EEPROM Write Control
 - 0: Write cycle has finished
 - 1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

- Bit 1 **RDEN**: Data EEPROM Read Enable
 - 0: Disable
 - 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: EEPROM Read Control

- 0: Read cycle has finished
- 1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: 1. The WREN, WR, RDEN and RD bits cannot be set high at the same time in one instruction.

- 2. Ensure that the $f_{\mbox{\scriptsize SUB}}$ clock is stable before executing the write operation.
- 3. Ensure that the write operation is totally complete before changing the contents of the EEPROM related registers.



Reading Data from the EEPROM

To read data from the EEPROM, the EEPROM address of the data to be read must first be placed in the EEA register. The read enable bit, RDEN, in the EEC register must then be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To initiate a write cycle the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle successfully. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register EEC is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global and EEPROM interrupts are enabled and the stack is not full, a jump to the Data EEPROM Interrupt vector will take place. When the interrupt is serviced, the EEPROM Interrupt flag will be automatically reset. More details can be obtained in the Interrupts section.



Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

Programming Examples

Reading data from the EEPROM – polling method

MOV	A, EEPROM ADRES	;	user defined address
	EEA, A		
MOV	A, 040H	;	set memory pointer MP1L
MOV	MP1L, A	;	MP1L points to EEC register
MOV	A, 01H	;	set memory pointer MP1H
MOV	MP1H, A		
SET	IAR1.1	;	set RDEN bit, enable read operations
SET	IAR1.0	;	start Read Cycle - set RD bit
BACK	:		
SZ	IAR1.0	;	check for read cycle end
JMP	BACK		
CLR	IAR1	;	disable EEPROM read if no more read operations are required
CLR	MP1H		
MOV	A, EED	;	move read data to register
MOV	READ DATA, A		

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

Writing Data to the EEPROM – polling method

MOV	, _	;	user defined address
	EEA, A A, EEPROM DATA		user defined data
	EED, A	'	
MOV	A, 040H	;	set memory pointer MP1L
MOV	MP1L, A	;	MP1L points to EEC register
MOV	A, 01H	;	set memory pointer MP1H
MOV	MP1H, A		
CLR	EMI		
SET	IAR1.3	;	set WREN bit, enable write operations
SET	IAR1.2	;	<pre>start Write Cycle - set WR bit - executed immediately</pre>
		;	after setting WREN bit
SET	EMI		
BACK	:		
SZ	IAR1.2	;	check for write cycle end
JMP	BACK		
CLR	MP1H		



Oscillators

Various oscillator types offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through the application program and relevant control registers.

Oscillator Overview


In addition to being the source of the main system clock, the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency
Internal High Speed RC	HIRC	2/4/8MHz
Internal Low Speed RC	LIRC	32kHz

Oscillator Ty	pes
---------------	-----

System Clock Configurations

There are two oscillator sources, one high speed oscillator and one low speed oscillator. The high speed system clock is sourced from the internal 2/4/8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.





Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of 2MHz, 4MHz and 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Internal 32kHz Oscillator – LIRC

The Internal 32kHz oscillator is a fully integrated RC oscillator with a typical frequency of 32kHz at full voltage range, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Operating Modes and System Clocks


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency, f_H , or low frequency, f_{SUB} , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_H/2~f_H/64$.





Note: When the system clock source f_{SYS} is switched to f_{SUB} from $f_{\rm H}$, the high speed oscillator can be stopped to conserve the power or continue to oscillate to provide the clock source, $f_{\rm H} \sim f_{\rm H}/64$, for peripheral circuits to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation CPU		F	Register Se	etting	£	4	fsuв	flirc			
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	fsys	fн	ISUB	LIRC			
FAST	On	х	х	000~110	f _H ∼f _H /64	On	On	On			
SLOW	On	х	х	111	fsuв	On/Off (1)	On	On			
IDLE0 Off	Off	0	0	0	0	1	000~110	Off	Off	On	On
IDLEU	Oli			1	111	On	Oli	OII	On		
IDLE1	Off	1	1	XXX	On	On	On	On			
IDLE2	Off	1	0	000~110	On	On	Off	On			
IDLE2	Oli	I	0	111	Off	On	Oli	On			
SLEEP	Off	0	0	XXX	Off	Off	Off	On (2)			

"x": Don't care

Note: 1. The $f_{\rm H}$ clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. In the SLEEP mode, the f_{LIRC} clock is still on as the WDT function is always enabled.



FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the internal high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source coming from the HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bits in the SCC register are both low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped, too. However the f_{LIRC} clock continues to operate since the WDT function is always enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bits in the SCC register are both high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be on to provide a clock source to keep some peripheral functions operational.

Control Registers

The registers, SCC and HIRCC, are used to control the system clock and the corresponding oscillator configurations.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	—	—	—	FHIDEN	FSIDEN
HIRCC		_	—	—	HIRC1	HIRC0	HIRCF	HIRCEN

System Operating Mode Control Register List



SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	—	—	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	—	—	—	R/W	R/W
POR	0	0	0	_	_	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000: f_H
$001: f_H/2$
010: f _H /4
011: $f_{H}/8$
100: f _H /16
$101: f_H/32$
110: f _H /64
111: f _{SUB}

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 **FSIDEN**: Low Frequency oscillator control when CPU is switched off

- 0: Disable
- 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

HIRCC Register

Bit 1

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	HIRC1	HIRC0	HIRCF	HIRCEN
R/W	—	—	—	—	R/W	R/W	R	R/W
POR	—	—	—	—	0	0	0	1

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection

00: 2MHz
01: 4MHz
10: 8MHz
11: 2MHz

When the HIRC oscillator is enabled or the HIRC frequency selection is changed by application program, the clock frequency will automatically be changed after the HIRCF flag is set to 1.

HIRCF: HIRC oscillator stable flag

0: HIRC unstable

1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.


- Bit 0 HIRCEN: HIRC oscillator enable control
 - 0: Disable
 - 1: Enable



Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST mode and SLOW mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW modes to the SLEEP/IDLE modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE mode or the SLEEP mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




FAST Mode to SLOW Mode Switching

When running in the FAST mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator and consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.






SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to $f_{\rm H}$ ~f_{\rm H}/64.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.





Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.



- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the SLEEP or IDLE mode and the PDF flag will be set high. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer hardware reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE mode, the wake-up function of the related interrupt will be disabled.



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required time-out period as well as the enable WDT and software reset MCU operation.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control 10101 or 01010: Enable

When these bits are changed to any other value due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time.

microcontroller will be reset; this reset operation will be activated after a delay time, t_{SRESET}, and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: $2^8/f_{LIRC}$
$001{:}\ 2^{10}\!/f_{LIRC}$
$010:2^{12}\!/f_{LIRC}$
$011{:}\ 2^{14}\!/f_{\rm LIRC}$
$100:2^{15}\!/f_{LIRC}$
$101{:}\ 2^{16}\!/f_{LIRC}$
110: $2^{17}/f_{LIRC}$
111: $2^{18}/f_{LIRC}$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	_	LVRF	_	WRF
R/W	_	—	_	—	—	R/W	—	R/W
POR	—	—	—	—	—	х	—	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 Unimplemented, read as "0"

Other values: Reset MCU



Bit 0 WRF: WDTC register software reset flag 0: Not occurred

1: Occurred

This bit is set to 1 by the WDTC register software reset and cleared to zero by the application program. Note that this bit can only be cleared to zero by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable control and reset control of the Watchdog Timer. The WDT function will be enabled if the WE4~WE0 bits are equal to 01010B or 10101B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.


WE4~WE0 Bits	WDT Function
01010B or 10101B	Enable
Any other value	Reset MCU

Watchdog Timer Function Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the STATUS register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC register software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction, the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8s for the 2^{18} division ratio, and a minimum timeout of 8ms for the 2^{8} division ratio.





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset


The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset when the value falls below a certain predefined level.

The LVR function is always enabled in FAST and SLOW mode with a specific LVR voltage V_{LVR} . For the device the V_{LVR} value is fixed at 2.1V. If the supply voltage of the device drops to within a range of 0.9V~ V_{LVR} such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between 0.9V~ V_{LVR} must exist for a time greater than that specified by t_{LVR} in the LVD & LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.





RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	—	_	LVRF	_	WRF
R/W	—	—		—	—	R/W	—	R/W
POR				—	_	х		0

"x": unknown

Bit 7~3	Unimplemented, read as "0"
D'/ 3	


B1t 2	LVRF: LVR function reset flag
	0: Not occurred
	1: Occurred
	This bit is set high when an actual Low Voltage Reset condition occurs. This bit can be cleared to zero only by the application program.
Bit 1	Unimplemented, read as "0"
Bit 0	WRF: WDTC register software reset flag
	Refer to the Watchdog Timer Control Register section.

IAP Reset

When a specific value of "55H" is written into the FC1 register, a reset signal will be generated to reset the whole device. Refer to the In Application Programming section for more associated details.

Watchdog Time-out Reset during Normal Operation


After a Watchdog time-out reset during normal operation, the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	
MP0	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	uuuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu
ТВНР	x x x x	uuuu	uuu
STATUS	xx00 xxxx	uu1u uuuu	uu11 uuuu
VBGRC	0	0	u
IAR2	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	uuuu uuuu
RSTFC	x - 0	u - u	u - u
TBOC	0 0 0 0	0000	uuuu
TB1C	0 0 0 0	0000	uuuu
SCC	00000	00000	uuuuu
HIRCC	0001	0001	uuuu
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
PB	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	uuuu uuuu
SLEDC0	0000 0000	0000 0000	uuuu uuuu
SLEDC1	0000 0000	0000 0000	uuuu uuuu
PSCR	00	00	u u
LVDC	00 0000	00 0000	uu uuuu
REGC	0000	0000	uuuu
PC	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	uuuu uuuu
PCPU	0000 0000	0000 0000	uuuu uuuu
PD	-111 1111	-111 1111	-uuu uuuu
PDC	-111 1111	-111 1111	-uuu uuuu
PDPU	-000 0000	-000 0000	-uuu uuuu
STMC0	0000 0000	0000 0000	uuuu uuuu
STMC1	0000 0000	0000 0000	
STMDL	0000 0000	0000 0000	<u>uuuu uuuu</u>
STMDH	00	00	u u
STMAL	0000 0000	0000 0000	
STMAH	00	00	u u
			uuuu (ADRFS=0)
SADOL	X X X X	x x x x	uuuu uuuu (ADRFS=1)
SADOH	xxxx xxxx	xxxx xxxx	uuuu uuuu (ADRFS=0) uuuu (ADRFS=1)
SADC0	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 -000	0000 -000	uuuu -uuu
SADC2	0	0	u
LCDC0	0000 0000	0000 0000	uuuu uuuu
LCDC1	000- 0000	000- 0000	uuu- uuuu
PAS0	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	uuuu uuuu
PCS0	0000 0000	0000 0000	uuuu uuuu
PCS1	0000 0000	0000 0000	uuuu uuuu
PDS0	0000 0000	0000 0000	uuuu uuuu
PDS1	00 0000	00 0000	uu uuuu
WDTC	0101 0011	0101 0011	<u>uuuu uuuu</u>
EEA	-000 0000	-000 0000	-uuu uuuu
EED	0000 0000	0000 0000	<u>uuuu uuuu</u>
EEC	0000	0000	uuuu
SIMC0	1110 0000	1110 0000	
SIMC1 (UMD=0)	1000 0001	1000 0001	
UUCR1* (UMD=1)	0000 00x0	0000 00x0	
SIMD/UTXR RXR			
SIMA/SIMC2/UUCR2	0000 0000	0000 0000	
UUCR3	0	0	u
SIMTOC (UMD=0)	0000 0000	0000 0000	uuuu uuuu



Register	Power On Reset	WDT Time-out	WDT Time-out
		(Normal Operation)	(IDLE/SLEEP)
UBRG [*] (UMD=1)	XXXX XXXX	XXXX XXXX	<u>uuuu uuuu</u>
UUSR	0000 1011	0000 1011	<u>uuuu uuuu</u>
INTEG	0000	0000	uuuu
INTC0	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	<u>uuuu uuuu</u>
INTC2	0000 0000	0000 0000	<u>uuuu uuuu</u>
INTC3	00	00	uu
PTMC0	0000 0	0000 0	uuuu u
PTMC1	0000 0000	0000 0000	<u>uuuu uuuu</u>
PTMC2	000	000	u u u
PTMDL	0000 0000	0000 0000	uuuu uuuu
PTMDH	00	00	u u
PTMAL	0000 0000	0000 0000	uuuu uuuu
PTMAH	00	00	u u
PTMBL	0000 0000	0000 0000	uuuu uuuu
РТМВН	00	00	uu
PTMRPL	0000 0000	0000 0000	uuuu uuuu
PTMRPH	00	00	uu
IFS0	0000 0000	0000 0000	<u>uuuu uuuu</u>
IFS1	0000	0000	uuuu
FC0	0000 0000	0000 0000	<u>uuuu uuuu</u>
FC1	0000 0000	0000 0000	<u>uuuu uuuu</u>
FARL	0000 0000	0000 0000	
FARH	0000	0000	uuuu
FD0L	0000 0000	0000 0000	
FD0H	0000 0000	0000 0000	<u></u>
FD1L	0000 0000	0000 0000	
FD1H	0000 0000	0000 0000	
FD2L	0000 0000	0000 0000	
FD2H	0000 0000	0000 0000	
FD3L	0000 0000	0000 0000	
FD3H	0000 0000	0000 0000	
OPSW0	0000 0000	0000 0000	
OPSW1	0	0	u
OPPW	00	00	u u
OPPW	-0000	-0000	
OPC		0010 0000	-uuuu
	0010 0000		<u>uuuu uuuu</u>
OPPGAC0	0000 0000	0000 0000	
OPPGAC1	0	0	u
LMSADOH	XXXX XXXX	uuuu uuuu	<u>uuuu uuuu</u>
LMSADOL	X X X X	uuuu	uuuu
ORMC	0000 0000	0000 0000	0000 0000

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

"*": The UUCR1 and SIMC1 registers share the same memory address while the UBRG and SIMTOC registers share the same memory address. The default value of the UUCR1 or UBRG register can be obtained when the UMD bit is set high by application program after a reset.



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PD. These I/O ports are mapped to the Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit						
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD		PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDC	—	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
PDPU		PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0

-": Unimplemented, read as "0"

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers, namely PAPU~PDPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A, B, C or D. However, the actual available bits for each I/O Port may be different.

^{0:} Disable



Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

•	PAWU	Register
---	------	----------

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control 0: Disable

1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PDC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B, C or D. However, the actual available bits for each I/O Port may be different.

I/O Port Source Current Selection

As for LED driving applications, the source current of each I/O pin in this device can be configured using its corresponding source current selection bits. These source current selection bits are available only when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to obtain the exact value for different applications.



Register		Bit						
Name	7	6	5	4	3	2	1	0
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
SLEDC1	SLEDC17	SLEDC16	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10

Source Current Selection Register List

SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SLEDC07~SLEDC06: PB7~PB4 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)

Bit 5~4 SLEDC05~SLEDC04: PB3~PB0 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)

Bit 3~2 SLEDC03~SLEDC02: PA7~PA4 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)
- Bit 1~0 SLEDC01~SLEDC00: PA3~PA0 source current selection
 - 00: Source current=Level 0 (Min.)
 - 01: Source current=Level 1
 - 10: Source current=Level 2
 - 11: Source current=Level 3 (Max.)

SLEDC1 Register

Bit		7	6	5	4	3	2	1	0
Nam	Э	SLEDC17	SLEDC16	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10
R/W		R/W							
POF	2	0	0	0	0	0	0	0	0

Bit 7~6 SLEDC17~SLEDC16: PD6~PD4 source current selection

00: Source current=Level 0 (Min.)

- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)

Bit 5~4 SLEDC15~SLEDC14: PD3~PD0 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1 10: Source current=Level 2
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)
- Bit 3~2 SLEDC13~SLEDC12: PC7~PC4 source current selection
 - 00: Source current=Level 0 (Min.)
 - 01: Source current=Level 1
 - 10: Source current=Level 2
 - 11: Source current=Level 3 (Max.)



Bit 1~0 SLEDC11~SLEDC10: PC3~PC0 source current selection

- 00: Source current=Level 0 (Min.)
- 01: Source current=Level 1
- 10: Source current=Level 2
- 11: Source current=Level 3 (Max.)

Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFSi, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for digital input pins, such as INTn, xTCK, xTPI, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bits in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function.

Register				В	it			
Name	7	6	5	4	3	2	1	0
IFS0	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00
IFS1	—	—	_	—	IFS13	IFS12	IFS11	IFS10
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
PDS1	_	_	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10

Pin-shared Function Selection Register List



IFS0 Register

Bit	7	6	5	4	3	2	1	0
Name	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6 Bit 5~4	IFS07~IFS06 : STPI input source pin selection 00: PA4 01: PD0 10: PA4 11: PA4							
Bit 3~2	IFS03~IFS02: SCK/SCL input source pin selection 00: PA1							

- 00: PA1
- 01: PC6 10: PA6
- 10: 1A0 11: PD2
- Note: If the SPI Master Mode is selected, when the SIMEN bit is set high, the PA1, PC6, PA6 and PD2 pins all can be used as the SCK pin function ignoring the IFS0[3:2] bit settings.

Bit 1~0 IFS01~IFS00: SDI/SDA/URX/UTX input source pin selection

- 00: PA2
- 01: PC5
- 10: PA5
- 11: PD3

IFS1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	IFS13	IFS12	IFS11	IFS10
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

00:1	PA4
01:1	PA7
10:1	PA4

11: PA4

Bit 1~0 IFS11~IFS10: INT0 input source pin selection

- 00: PA1
- 01: PB0
- 10: PA1
- 11: PA1



PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-Shared function selection

00: PA3

- $01: \overline{\text{SCS}}$
- 10: PTP
- 11: AN1

Bit 5~4 PAS05~PAS04: PA2 Pin-Shared function selection

00:	PA2
~ -	antian

- 01: SDI/SDA/URX/UTX
- 10: PA2
- 11: PA2

Bit 3~2 PAS03~PAS02: PA1 Pin-Shared function selection

- 00: PA1/INT0 01: SCK/SCL 10: PTPB
- 11: AN0

Bit 1~0 PAS01~PAS00: PA0 Pin-Shared function selection

- 00: PA0 01: UTX/SDO
- 10: PA0
- 10: 1A0 11: PA0

PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PAS17~PAS16: PA7 Pin-Shared function selection 00: PA7/INT1 01: SEG2 10: UTX/SDO 11: AN6
Bit 5~4	PAS15~PAS14: PA6 Pin-Shared function selection 00: PA6/PTCK 01: SEG1 10: SCK/SCL 11: AN5
Bit 3~2	 PAS13~PAS12: PA5 Pin-Shared function selection 00: PA5/PTPI 01: SEG0 10: SDI/SDA/URX/UTX 11: AN4
Bit 1~0	PAS11~PAS10: PA4 Pin-Shared function selection 00: PA4/INT1/STPI 01: PA4/INT1/STPI 10: VREF 11: PA4/INT1/STPI



PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
5it 7~6	PBS07 ~ 00: PB 01: SE 10: PB 11: PB	G6 3	3 Pin-Shar	ed function	selection			
Bit 5~4	PBS05~PBS04: PB2 Pin-Shared function selection 00: PB2 01: SEG5 10: PB2 11: PB2							
3it 3~2	PBS03~PBS02 : PB1 Pin-Shared function selection 00: PB1 01: SEG4 10: PB1 11: PB1							
3it 1~0	PBS01~PBS00: PB0 Pin-Shared function selection 00: PB0/INT0 01: SEG3 10: SCS 11: AN7							
PBS1 Reg	gister							
Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
3it 7~6	00: PB	X/SDO	7 Pin-Shar	ed function	selection			

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

	00: PB7
	01: UTX/SDO
	10: PB7
	11: AN3
Bit 5~4	PBS15~PBS14: PB6 Pin-Shared function selection
	00: PB6
	01: PTP

	10: PB6 11: AN2
Bit 3~2	PBS13~PBS12: PB5 Pin-Shared function selection 00: PB5

01: SEG8	
10: PB5	
11: PB5	

PBS11~PBS10: PB4 Pin-Shared function selection Bit 1~0

- 00: PB4
- 01: SEG7
- 10: PB4 11: PB4



PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS07~PCS06: PC3 Pin-Shared function selection

00: PC3

- 01: COM3
- 10: PC3
- 11: PC3

Bit 5~4 PCS05~PCS04: PC2 Pin-Shared function selection

00:	PC2	
0.1	001	10

- 01: COM2 10: PC2
- 10. FC2 11: PC2

Bit 3~2 **PCS03~PCS02**: PC1 Pin-Shared function selection

- 00: PC1 01: COM1
- 10: PC1
- 11: PC1

Bit 1~0 PCS01~PCS00: PC0 Pin-Shared function selection

- 00: PC0
- 01: COM0
- 10: PC0 11: PC0

PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS17~PCS16: PC7 Pin-Shared function selection

- 00: PC7/STCK
- $01: \overline{\text{SCS}}$
- 10: PC7/STCK
- 11: PC7/STCK
- Bit 5~4 **PCS15~PCS14**: PC6 Pin-Shared function selection 00: PC6 01: SCK/SCL 10: PC6 11: PC6

Bit 3~2 PCS13~PCS12: PC5 Pin-Shared function selection

- 00: PC5
- 01: SDI/SDA/URX/UTX
- 10: PC5
- 11: PC5

Bit 1~0 PCS11~PCS10: PC4 Pin-Shared function selection

- 00: PC4
- 01: UTX/SDO
- 10: PC4
- 11: PC4



PDS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	00: PE 01: PT 10: PT	Ϋ́P		ed function	selection			
3it 5~4	00: PE 01: ST	PB CK/SCL	02 Pin-Shar	ed function	selection			
3it 3~2	PDS03~ 00: PE 01: ST 10: PE 11: PE	ЪР 01	01 Pin-Shar	ed function	selection			
3it 1~0			00 Pin-Shar	ed function	selection			

PDS1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0


Bit 7~6	Unimplemented, read as "0"
---------	----------------------------

Bit 5~4	PDS15~PDS14: PD6 Pin-Shared function selection 00: PD6 01: SEG11 10: V2 11: PD6
Bit 3~2	PDS13~PDS12 : PD5 Pin-Shared function selection 00: PD5 01: SEG10 10: C2 11: PD5
Bit 1~0	PDS11~PDS10: PD4 Pin-Shared function selection 00: PD4 01: SEG9 10: C1 11: PD4



I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes two Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Standard and Periodic Type TM sections.

Introduction

The device contains two TMs and each individual TM can be categorised as a certain type, namely Standard Type TM and Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to both of the Standard and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Function	STM	РТМ
Timer/Counter	\checkmark	\checkmark
Input Capture	\checkmark	\checkmark
Compare Match Output	√	\checkmark
PWM Output	√	\checkmark
Single Pulse Output	√	\checkmark
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

TM Function Summary

TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTCK2-xTCK0 bits in the xTM control registers, where "x" stands for S or P type TM. The clock source can be a ratio of the system clock f_{SYS} or the internal high frequency clock f_H , the f_{SUB} clock source or the external xTCK pin. The xTCK pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.



TM Interrupts

The Standard and Periodic type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs, irrespective of what type, has two TM input pins, with the label xTCK and xTPI respectively. The xTM input pin, xTCK, is essentially a clock source for the xTM and is selected using the xTCK2~xTCK0 bits in the xTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCK input pin can be chosen to have either a rising or falling active edge. The xTCK pin is also used as the external trigger input pin in single pulse output mode.


The other xTM input pin, xTPI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the xTIO1~xTIO0 bits in the xTMC1 register. There is another capture input, PTCK, for PTM capture input mode, which can be used as the external trigger input pin.

The TMs each have two output pins, xTP and xTPB. The xTPB is the inverted signal of the xTP output. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTP and xTPB output pin are also the pins where the TM generates the PWM output waveform.


As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be setup using the relevant pin-shared function selection bits described in the Pin-shared Function section. The details of the pin-shared function selection are described in the pin-shared function section.

SI	M	PTM		
Input	Input Output		Output	
STCK, STPI	STP, STPB	PTCK, PTPI	PTP, PTPB	

TM External Pins



STM Function Pin Block Diagram




PTM Function Pin Block Diagram



Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers as well as the PTM CCRB register, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA, CCRP and CCRB registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA, CCRP and CCRB low byte registers, named xTMAL, PTMRPL, PTMBL, using the following access procedures. Accessing the CCRA, CCRB or CCRP low byte register without following these access procedures will result in unpredictable values.




The following steps show the read and write procedures:

- Writing Data to CCRA, CCRB or CCRP
 - Step 1. Write data to Low Byte xTMAL, PTMBL or PTMRPL Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte xTMAH, PTMBH or PTMRPH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers, CCRA, CCRB or CCRP
 - Step 1. Read data from the High Byte xTMDH, xTMAH, PTMBH or PTMRPH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte xTMDL, xTMAL, PTMBL or PTMRPL
 - This step reads data from the 8-bit buffer.



Standard Type TM – STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with two external input pins and can drive two external output pins.



Note: The STM external pins are pin-shared with other functions, so before using the STM function, ensure that the pin-shared function registers have been set properly to enable the STM pin function. The STCK and STPI pins, if used, must also be set as an input by setting the corresponding bits in the port control register. **10-bit Standard Type TM Block Diagram**

Standard TM Operation

The size of Standard type TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 3-bit wide whose value is compared with the highest 3 bits in the counter while the CCRA is 10 bits and therefore compares all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control more than one output pins. All operating setup conditions are selected using relevant internal registers.



Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the 3-bit CCRP value.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
STMC0	STPAU	STCK2	STCK1	STCK0	STON	STRP2	STRP1	STRP0	
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR	
STMDL	D7	D6	D5	D4	D3	D2	D1	D0	
STMDH	_	_	_	_	_	_	D9	D8	
STMAL	D7	D6	D5	D4	D3	D2	D1	D0	
STMAH	_	—	—	—	_	—	D9	D8	

10-bit Standard Type TM Register List

STMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STPAU	STCK2	STCK1	STCK0	STON	STRP2	STRP1	STRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

STPAU: STM Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4

STCK2~STCK0: Select STM Counter Clock 000: f_{SYS}/4 001: f_{SYS} 010: $f_H/16$ 011: $f_H/64$ 100: fsub 101: f_{SUB} 110: STCK rising edge clock 111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the "Operating Modes and System Clocks" section.

Bit 3

- STON: STM Counter On/Off Control 0: Off

1: On This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value

will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the STM is in the Compare Match Output Mode then the STM output pin will be



reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 STRP2~STRP0: STM CCRP 3-bit register, compared with the STM counter bit 9~bit 7

Comparator P Match Period= 000: 1024 STM clocks 001: 128 STM clocks 010: 256 STM clocks 011: 384 STM clocks 100: 512 STM clocks 101: 640 STM clocks 110: 768 STM clocks 111: 896 STM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Clearing the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 STM1~STM0: Select STM Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.

Bit 5~4 STIO1~STIO0: Select STM External Pins Function

Compare Match Output Mode

00: No change

- 01: Output low
- 10: Output high
- 11: Toggle output

PWM Output Mode/Single Pulse Output Mode

- 00: PWM output inactive state
- 01: PWM output active state
- 10: PWM output
- 11: Single Pulse Output
- Capture Input Mode
 - 00: Input capture at rising edge of STPI
 - 01: Input capture at falling edge of STPI
 - 10: Input capture at both rising and falling edges of STPI
 - 11: Input capture disabled
- Timer/Counter Mode
- Unused

These two bits are used to determine how the STM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.



In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.

Bit 3	STOC:	STM	STP	Output	control

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the STM is in the Timer/ Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STP output pin when the STON bit changes from low to high.

Bit 2 STPOL: STP Output Polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the STP output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.

Bit 1 STDPX: STM PWM duty/period control

0: CCRP – period; CCRA – duty

1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 STCCLR: STM Counter Clear condition selection

0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.



STMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STM Counter Low Byte Register bit 7 ~ bit 0 STM 10-bit Counter bit 7 ~ bit 0

STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	D9	D8
R/W	—	—	—	_	_	—	R	R
POR	—		—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STM Counter High Byte Register bit 1 ~ bit 0 STM 10-bit Counter bit 9 ~ bit 8

STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STM CCRA Low Byte Register bit 7 ~ bit 0 STM 10-bit CCRA bit 7 ~ bit 0

STMAH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	—	_	D9	D8
R/W	—	—	_	—	—	_	R/W	R/W
POR	—	_		—	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STM CCRA High Byte Register bit 1 ~ bit 0 STM 10-bit CCRA bit 9 ~ bit 8



Standard Type TM Operation Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

Compare Match Output Mode


To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when a STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – STCCLR=0


Note: 1. With STCCLR=0 a Comparator P match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by a STON bit rising edge





Compare Match Output Mode – STCCLR=1



- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by a STON bit rising edge
- 4. A STMPF flag is not generated when STCCLR=1



Timer/Counter Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=0

CCRP	1~7	0	
Period	CCRP×128	1024	
Duty	CCRA		

If f_{SYS}=4MHz, STM clock source is f_{SYS}/4, CCRP=4 and CCRA=128,

The STM PWM output frequency= $(f_{SYS}/4)/(4 \times 128) = f_{SYS}/2048 = 2kHz$, duty= $128/(4 \times 128) = 25\%$.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• 10-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=1

CCRP	1~7	0		
Period	CCRA			
Duty	CCRP×128 1024			

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value.









2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when STIO[1:0]=00 or 01

4. The STCCLR bit has no influence on PWM operation







- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation




Single Pulse Output Mode


To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.

The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.







Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse triggered by the STCK pin or by setting the STON bit high
- 4. A STCK pin active edge will automatically set the STON bit high
- 5. In the Single Pulse Mode, STIO[1:0] must be set to "11" and can not be changed




Capture Input Mode

To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the STPI pin, whose active edge can be a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPI pin the present value in the counter will be latched into the CCRA registers and a STM interrupt generated. Irrespective of what events occur on the STPI pin the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STPI pin to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPI pin, however it must be noted that the counter will continue to run. The STCCLR and STDPX bits are not used in this Mode.





Capture Input Mode


Note: 1. STM[1:0]=01 and active edge set by the STIO[1:0] bits


- 2. A STM Capture input pin active edge transfers the counter value to CCRA
- 3. STCCLR bit not used
- 4. No output function STOC and STPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero



Periodic Type TM – PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can be controlled with external input pins and can drive some external output pins.





Periodic TM Operation

The Periodic Type TM core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 10-bit wide.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes and can be driven by different clock sources and also control more than one output pins. All operating setup conditions are selected using relevant internal registers.

Periodic Type TM Register Description

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal 10-bit counter value, while three read/write register pairs exist to store the internal 10-bit CCRA value, CCRP value and CCRB value. The remaining three registers are control registers which setup the different operating and control modes.

Register					Bit			
Name	7	6	5	4	3	2	1	0
PTMC0	PTPAU	PTCK2	PTCK1	PTCK0	PTON	—	_	—
PTMC1	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
PTMC2		_	—	—	_	PTTCLR1	PTTCLR0	PTVLF
PTMDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMDH	_	—	—	—	_	—	D9	D8
PTMAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMAH		_	—	—	—	—	D9	D8
PTMBL	D7	D6	D5	D4	D3	D2	D1	D0
PTMBH		_	—	—	—	—	D9	D8
PTMRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMRPH		—	—	—	—	—	D9	D8

10-bit Periodic TM Register List

PTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTPAU	PTCK2	PTCK1	PTCK0	PTON	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	—	—	_
POR	0	0	0	0	0	_	_	—

Bit 7 PTPAU: PTM Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 PTCK2~PTCK0: Select PTM Counter clock

000: f	_{sys} /4
--------	-------------------

- 001: f_{SYS}
- 010: f_H/16
- 011: f_H/64
- 100: f_{sub}
- 101: fsub

110: PTCK rising edge clock

111: PTCK falling edge clock

These three bits are used to select the clock source for the PTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the "Operating Modes and System Clocks" section.

PTON: PTM Counter On/Off Control

0: Off

Bit 3

1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run, clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTM is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



PTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PTM1~PTM0: Select PTM Operating Mode

00: Compare Match Output Mode

- 01: Capture Input Mode
- 10: PWM Output Mode or Single Pulse Output Mode
- 11: Timer/Counter Mode

These bits setup the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin state is undefined.

Bit 5~4 PTIO1~PTIO0: Select PTM External Pins Function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode/Single Pulse Output Mode
 - 00: PWM output inactive state
 - 01: PWM output active state
 - 10: PWM output
 - 11: Single pulse output

Capture Input Mode

PTTCLR[1:0]=00B:

- 00: Input capture at rising edge of PTPI or PTCK, and the counter value will be latched into CCRA
- 01: Input capture at falling edge of PTPI or PTCK, and the counter value will be latched into CCRA
- 10: Input capture at both falling and rising edges of PTPI or PTCK, and the counter value will be latched into CCRA
- 11: Input capture disabled
- PTTCLR[1:0]=01B,10B or 11B:
- 00: Input capture at rising edge of PTPI or PTCK, and the counter value will be latched into CCRB
- 01: Input capture at falling edge of PTPI or PTCK, and the counter value will be latched into CCRA
- 10: Input capture at both falling and rising edges of PTPI or PTCK, and the counter value will be latched into CCRA at falling edge or CCRB at rising edge
- 11: Input capture disabled
- Timer/Counter Mode
 - Unused

These two bits are used to determine how the PTM functions when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output changes state when a compare match occurs from the Comparator A. The PTM output can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output should be setup using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output when a compare match occurs. After the PTM output changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits only after the PTM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

Bit 3 **PTOC**: PTM PTP output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

- PWM Output Mode/Single Pulse Output Mode
 - 0: Active low
 - 1: Active high

This is the output control bit for the PTP output. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Output Mode/ Single Pulse Output Mode. It has no effect if the PTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output when the PTON bit changes from low to high.

- Bit 2 **PTPOL**: PTM PTP output polarity Control
 - 0: Non-invert
 - 1: Invert

This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode.

Bit 1 PTCAPTS: PTM Capture Trigger Source Selection

- 0: From PTPI pin
- 1: From PTCK pin

Bit 0 PTCCLR: Select PTM Counter clear condition

- 0: PTM Comparator P match
- 1: PTM Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Output Mode, Single Pulse Output Mode or Capture Input Mode.

PTMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	PTTCLR1	PTTCLR0	PTVLF
R/W	_	—	—	—	—	R/W	R/W	R
POR	—	—	—	—	—	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~1 **PTTCLR1~PTTCLR0**: Select PTM Counter clear condition (for capture input mode only)

- 00: Comparator P match only
- 01: Comparator P match or PTCK/PTPI rising edge
- 10: Comparator P match or PTCK/PTPI falling edge
- 11: Comparator P match or PTCK/PTPI dual edges



Bit 0 PTVLF: Trigger edge flag 0: Falling edge trigger the counter value latch 1: Rising edge trigger the counter value latch When the PTTCLR1~PTTCLR0 bits equal to 00B, ignore this flag status.

PTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTM Counter Low Byte Register bit 7 ~ bit 0 PTM 10-bit Counter bit 7 ~ bit 0

PTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR		_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM Counter High Byte Register bit 1 ~ bit 0 PTM 10-bit Counter bit 9 ~ bit 8

PTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTM CCRA Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRA bit 7 ~ bit 0

PTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR		_	_	—	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM CCRA High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRA bit 9 ~ bit 8

PTMBL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTM CCRB Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRB bit 7 ~ bit 0



PTMBH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	—	_	_	D9	D8
R/W	_	—	—	—	—	—	R/W	R/W
POR	_	_		—	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM CCRB High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRB bit 9 ~ bit 8

PTMRPL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTM CCRP Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRP bit 7 ~ bit 0

PTMRPH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	D9	D8
R/W	_	_	—	—	—	—	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM CCRP High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRP bit 9 ~ bit 8

Periodic Type TM Operating Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.

Compare Match Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to zero.


If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output will change state.



The PTM output condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output. The way in which the PTM output changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is setup after the PTON bit changes from low to high, is setup using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no output change will take place.







Note: 1. With PTCCLR=0 a Comparator P match will clear the counter

2. The PTM output pin is controlled only by the PTMAF flag

3. The output is reset to its initial state by a PTON bit rising edge







- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge
- 4. A PTMPF flag is not generated when PTCCLR=1



Timer/Counter Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTM output pins are not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTM output pins are not used in this mode, the pins can be used as normal I/O pins or other pin-shared function.

PWM Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 10 respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, the CCRP is used to clear the internal counter and thus control the PWM waveform frequency, while the CCRA is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRP and CCRA registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit PTM, PWM Output Mode, Edge-aligned Mode


CCRP	1~1023	0		
Period	1~1023	1024		
Duty	CCRA			

If f_{SYS} =8MHz, PTM clock source select $f_{SYS}/4$, CCRP=512 and CCRA=128,

The PTM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=4kHz$, duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





Note: 1. Counter cleared by CCRP

2. A counter clear sets PWM Period

3. The internal PWM function continues running even when PTIO[1:0]=00 or 01

4. The PTCCLR bit has no influence on PWM operation




Single Pulse Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTON bit can also be made to automatically change from low to high using the external PTCK pin, which will in turn initiate the Single Pulse output. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTCCLR bit is not used in this Mode.



Single Pulse Generation





0

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse is triggered by the PTCK pin or by setting the PTON bit high
- 4. A PTCK pin active edge will automatically set the PTON bit high
- 5. In the Single Pulse Mode, PTIO[1:0] must be set to "11" and cannot be changed



Capture Input Mode


To select this mode bits PTM1 and PTM0 in the PTMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPI or PTCK pin which is selected using the PTCAPTS bit in the PTMC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTIO1 and PTIO0 bits in the PTMC1 register. The counter is started when the PTON bit changes from low to high which is initiated using the application program.


The PTIO1 and PTIO0 bits decide which active edge transition type to be latched and interrupted. The PTTCLR1 and PTTCLR0 bits decide the condition that the counter resets back to zero. The present counter value latched into CCRA or CCRB is decided by both PTIO1~PTIO0 and PTTCLR1~PTTCLR0 setting. The PTIO1~PTIO0 and PTTCLR1~PTTCLR0 are independent on and uninfluenced each other.

When the required edge transition appears on the PTCK or PTPI pin the present value in the counter will be latched into the CCRA registers or CCRB registers and a PTM interrupt generated. Irrespective of what events occur on the PTCK or PTPI pin, the counter will continue to free run until the PTON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTIO1 and PTIO0 bits can select the active trigger edge on the PTCK or PTPI pin to be a rising edge, falling edge or both edge types. If the PTIO1 and PTIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTCK or PTPI pin, however it must be noted that the counter will continue to run.

If the capture pulse width is less than two timer clock cycles, it may be ignored by hardware. The timer clock source must be equal to or less than 50MHz, otherwise the counter may fail to count. The PTCCLR, PTOC and PTPOL bits are not used in this Mode.








Note: 1. PTM[1:0]=01, PTTCLR[1:0]=00 and active edge set by the PTIO[1:0] bits

- 2. A PTM Capture input pin active edge transfers the counter value to CCRA
- 3. Comparator P match will clear the counter
- 4. PTCCLR bit is not used
- 5. No output function PTOC and PTPOL bits are not used
- 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 7. Ignore the PTVLF bit status when PTTCLR[1:0]=00





Capture Input Mode – PTTCLR[1:0]=01

Note: 1. PTM[1:0]=01, PTTCLR[1:0]=01 and active edge set by the PTIO[1:0] bits


2. A PTM Capture input pin active edge transfers the counter value to CCRA or CCRB

3. Comparator P match or PTM capture input pin rising edge will clear the counter

4. PTCCLR bit is not used

5. No output function - PTOC and PTPOL bits are not used





Capture Input Mode – PTTCLR[1:0]=10

Note: 1. PTM[1:0]=01, PTTCLR[1:0]=10 and active edge set by the PTIO[1:0] bits


2. A PTM Capture input pin active edge transfers the counter value to CCRA or CCRB

3. Comparator P match or PTM capture input pin falling edge will clear the counter

4. PTCCLR bit is not used

5. No output function – PTOC and PTPOL bits are not used





Capture Input Mode – PTTCLR[1:0]=11


Note: 1. PTM[1:0]=01, PTTCLR[1:0]=11 and active edge set by the PTIO[1:0] bits

- 2. A PTM Capture input pin active edge transfers the counter value to CCRA or CCRB
- 3. Comparator P match or PTM capture input pin rising or falling edge will clear the counter
- 4. PTCCLR bit is not used
- 5. No output function PTOC and PTPOL bits are not used



Voltage Regulator – LDO

The device includes a voltage regulator, LDO. The REGC register controls the regulator module to work in five modes. In the Hi-impedance mode, the LDO will be turned off and the VLDO pin will be floating. In the bypass mode, the LDO is turned off and the V_{IN} will bypass the LDO circuit and be connected to the VLDO pin directly. In the third mode the regulator is turned on, when the input voltage is larger than 2.5V, the LDO will output a fixed voltage of 2.2V on the VLDO pin. In the fourth mode the regulator is turned on, when the input voltage is larger than 2.8V, the LDO will output a fixed voltage of 2.5V. In the fifth mode the regulator is turned on, when the input voltage is larger than 3.3V, the LDO will output a fixed voltage of 3.0V. The LDO output can be used as the OPAMP power supply and A/D converter reference input.





REGC Register

Bit	7	6	5	4	3	2	1	0
Name	REGSW	—	—	—	—	REGEN2	REGEN1	REGEN0
R/W	R/W	—	—	—	_	R/W	R/W	R/W
POR	0	_	—	—	—	0	0	0

Bit 7 **REGSW**: Switch on/off control

0: Off

1: On

When the A/D converter reference voltage is selected to come from $V_{\rm LDO}$, this bit should be set high. However when the A/D converter reference voltage is selected to come from any other voltage, other than $V_{\rm LDO}$, this bit should be cleared to zero to turn off the switch, otherwise $V_{\rm LDO}$ will be connected together with other selected A/D reference voltage to the A/D converter simultaneously, which will result in unpredictable situations such as an irreversible damage.

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **REGEN2~REGEN0**: Regulator mode selection

x00: Regulator off in Hi-impedance mode, LDO output is floating

x01: Regulator off in Bypass mode, LDO output=VIN input voltage

010: Regulator on, VLDO=2.2V


011: Regulator on, VLDO=2.5V

11x: Regulator on, VLDO=3.0V



CO/Gas Detector AFE

The device includes a CO/Gas Detector AFE module which is mainly composed of a software configurable resistor and an Operational Amplifier, OPAMP. The operational amplifier can be used for signal amplification according to specific user requirements. This OPAMP features include enable/disable control, multiple switch and input path selections, input offset voltage calibration and four bandwidth options. In addition, the positive input and the output of the OPAMP can be converted using the internal A/D converter.



CO/Gas Detector AFE Block Diagram

CO/Gas Detector AFE Registers

The overall CO/Gas Detector AFE circuits are controlled by a series of registers. The OPSW0~OPSW1 registers are used to configure the paths by controlling a series of switches. The OPPW register is used to select the OPAMP power supply source or the input end voltage. The OPC register is used for the OPAMP enable/disable control, output status indication and bandwidth selection. The OPVOS register is used for OPAMP input offset voltage calibration control. The OPPGAC0~OPPGAC1 registers are used to setup the R1 resistance.

Register				В	it			
Name	7	6	5	4	3	2	1	0
OPSW0	OPS7	OPS6	OPS5	OPS4	OPS3	OPS2	OPS1	OPS0
OPSW1		_	_	_	_	_	_	OPS8
OPPW	—	—	—	—	—	—	OPPW1	OPPW0
OPC	—	OPEN	OPO	—	—	—	OPBW1	OPBW0
OPVOS	OPOFM	OPRSP	OPOF5	OPOF4	OPOF3	OPOF2	OPOF1	OPOF0
OPPGAC0	OPPGA7	OPPGA6	OPPGA5	OPPGA4	OPPGA3	OPPGA2	OPPGA1	OPPGA0
OPPGAC1							_	OPPGA8

CO/Gas Detector AFE Register List



OPSW0 Register

Bit	7	6	5	4	3	2	1	0
Name	OPS7	OPS6	OPS5	OPS4	OPS3	OPS2	OPS1	OPS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	OPS7 : 0 0: Off 1: On	DPS7 switcl	n On/Off co	ontrol				
Bit 6	OPS6 : 0 0: Off 1: On	OPS6 switcl	n On/Off co	ontrol				
it 5	OPS5 : 0 0: Off 1: On	DPS5 switcl	n On/Off co	ontrol				
Bit 4	0: OPA	DPS4 switcl AMP negati AMP negati	ve input is	connected t				
Bit 3	OPS3 : 0 0: Off 1: On	OPS3 switcl	n On/Off co	ontrol.				
Bit 2	OPS2 : 0 0: Off 1: On	OPS2 switcl	n On/Off co	ontrol				
Bit 1	OPS1 : 0 0: Off 1: On	OPS1 switcl	n On/Off co	ontrol				
Bit 0	OPS0 : 0 0: Off 1: On	OPS0 switcl	n On/Off co	ontrol				

OPSW1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	_	—	_	OPS8
R/W	_	—	—	_	—	—	—	R/W
POR	_	—	—	—	_	—	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **OPS8**: OPS8 switch On/Off control 0: Off 1: On

OPPW Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	_	—	OPPW1	OPPW0
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 **OPPW1**: OPAMP power selection switch 1

 $0: V_{DD}$

- $1: V_{LDO}$
- Bit 0 **OPPW0**: OPAMP power selection switch 0
 - $0: V_{DD}$
 - $1: V_{LDO}$



OPC Register

Bit 7 6 5 4 3 2 1 0													
Bit	7	6	5	4	3	2		1	0				
Name	_	OPEN	OPO	—	_		-	OPBW1	OPBW0				
R/W	_	R/W	R	—	_		-	R/W	R/W				
POR	—	0	0		_		-	0	0				
Bit 7	Unimpler	mented, rea	id as "0"										
Bit 6	0: Disa	OPEN : OPAMP enable/disable control 0: Disable 1: Enable											
Bit 5	OPO: OF	PAMP outp	ut status (p	ositive log	gic)								
	This bit is	This bit is read only.											
		When OPOFM=1, the OPO bit value indicates the OPA output status, refer to the Operational Amplifer Input Calibration section. When OPOFM=0, this bit is fixed at 0.											
Bit 4~2	Unimpler	Unimplemented, read as "0"											
Bit 1~0	 OPBW1~OPBW0: OPAMP bandwidth selection 00: 5kHz 01: 40kHz 10: 600kHz 11: 2MHz When the operational amplifier is used together with the 12-bit A/D converter, its bandwidth selection and A/D converter clock frequency configuration should follow this table to ensure a correct measurement. Refer to the Operational Amplifier Electrical Characteristics for more details. In this table, "√" represents that can be 												
	used.												
	OPBWI	1·01 A/D	Converte	Clock Fr	equency	(kHz)							
	OPBW[1:0] 125 250 500 1000 2000												
	00	× (Note	^{e)} ×	×	×	×							
	01	√	×	×	×	×							
	10	√	\checkmark	\checkmark	\checkmark	\checkmark							
	11	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark							
	·												

Note: When using an electrochemical CO sensor, a 0.1µF capacitor should be connected between OPAOUT pin and GND. If without connect the capacitor, three consecutive ADC conversions will be executed, and the first two converted data are discarded and only the third converted data will be reserved.

OPVOS Register

Bit	7	6	5	4	3	2	1	0
Name	OPOFM	OPRSP	OPOF5	OPOF4	OPOF3	OPOF2	OPOF1	OPOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	0	0	0	0	0

Bit 7 **OPOFM**: OPAMP normal operation or input offset calibration mode selection 0: Normal operation mode 1: Input offset calibration mode

Bit 6 **OPRSP**: OPAMP input offset voltage calibration reference selection 0: OPINN is selected as reference input

1: OPINP is selected as reference input

Bit 5~0 OPOF5~OPOF0: OPAMP input offset voltage calibration value

This bit field is used to perform the OPAMP input offset calibration operation and the value after the input offset calibration can be restored into this bit field. Refer to the "Input Offset Calibration" section for more detailed information.



OPPGAC0 Register

Bit	7	6	5	4	3	2	1	0
Name	OPPGA7	OPPGA6	OPPGA5	OPPGA4	OPPGA3	OPPGA2	OPPGA1	OPPGA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **OPPGA7~OPPGA0**: R1 resistance control code

 $R1 = 1915k\Omega - (OPPGAC0[7:0] \times 5k\Omega + OPPGAC1[0] \times 640k\Omega)$

OPPGAC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_		—	—	—	—	—	OPPGA8
R/W	_	—	—	_	—	—	—	R/W
POR	_		—	—	_		—	0

Bit 7~1 Unimplemented, read as "0"

OPPGA8: R1 resistance control code

 $R1 = 1915k\Omega - (OPPGAC0[7:0] \times 5k\Omega + OPPGAC1[0] \times 640k\Omega)$

Input Offset Calibration

Bit 0


To operate in the input offset calibration mode, the OPAMP input pins to be used should first be enabled by setting the OPEN bit high.

- Step1: Set OPOFM=1, the OPAMP is now under offset calibration mode. To make sure V_{os} as minimise as possible after calibration, the input reference voltage in calibration mode should be the same as input DC operating voltage in normal mode operation.
- Step2: Set OPOF[5:0]=000000, then read the OPO bit.
- Step3: Let OPOF[5:0]=OPOF[5:0]+1 then read the OPO bit.
 If the OPO bit state is not changed, repeat Step3 until the OPO bit state is changed.
 If the OPO bit state is changed, record the current OPOF[5:0] data as V_{OS1}, then go to Step4.
- Step4: Set OPOF[5:0]=111111, then read OPO bit.
- Step5: Let OPOF[5:0]=OPOF[5:0]-1 then read the OPO bit.
 If the OPO bit state is not changed, repeat Step5 until the OPO bit state is changed.
 If the OPO bit state is changed, record the current OPOF[5:0] data as V_{OS2}, then go to Step6.
- Step6: Restore $V_{OS1}+V_{OS2}$ /2 to OPOF[5:0] bits, the calibration is finished. If $(V_{OS1}+V_{OS2})$ /2 is not integral, discard the decimal.

CO/Gas Detector AFE Application Description

Together with proper peripheral circuits, this CO/Gas detector AFE module can be used for CO or other gas detector applications. In the application circuit below, a $100k\Omega$ resistor (R_s) is connected to the sensor in parallel by connecting its two ends to the OPINN and OPINP pins respectively. When the sensor has detected the CO or other gases, the current will flow out of the C end. At the same time a same magnitude of current flows from the OPOUT end through the R1 resistor and then to the W end of this CO sensor. The voltage on the OPOUT pin should be equal to (V_{OPINP}+I×R1).





CO/Gas Detector Application Schematic

Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview


This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from external sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as the bandgap reference voltage or the temperature sensor output, into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS2~SAINS0 bits together with the SACS3~SACS0 bits. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

This A/D converter also includes a temperature sensor circuitry which contains a temperature sensor, two operational amplifiers and an internal reference voltage. The temperature sensor can detect the temperature and then output a voltage proportional to the temperature. The output voltage can be amplified by the OPA and then converted to a 12-bit digital data using the A/D converter.

External Input Channels	Internal Signals	A/D Input Select Bits
AN0~AN7	Vbgref, Vopout, Voppap, Vtso	SAINS2~SAINS0, SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter with temperature sensor together with their associated registers and control bits.





A/D Converter with Temperature Sensor Diagram

Register Descriptions

Overall operation of the A/D converter with Temperature sensor is controlled using a series of registers. A read only register pair exists to store the A/D converter data 12-bit value. Two registers, SADC0 and SADC1, are control registers which setup the operating and control function of the A/D converter. The VBGRC register is used to enable/disable the A/D converter internal bandgap reference voltage output. The SADC2 is the temperature sensor circuitry control register. The remaining two registers, LMSADOH and LMSADOL, are read only registers and store a 12-bit A/D conversion result of certain temperature.

Register				I	Bit			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	—	—	—	—
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6 D5		D4
SADOH (ADRFS=1)	—	_	_	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
SADC2	_	_	—	_	_	_	D1	TSEN
VBGRC		—	—	—	_	—		VBGREN
LMSADOH	D11	D10	D9	D8	D7	D6	D5	D4
LMSADOL	D3	D2	D1	D0		_	_	_

A/D Converter with Temperature Sensor Register List



A/D Converter Data Registers – SADOL, SADOH

As the internal A/D converter provides a 12-bit digital conversion value, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register, as shown in the accompanying table. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

ADRFS		SADOH								SADOL						
ADR-5	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

A/D Converter Control Registers – SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signals must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

```
START: Start the A/D conversion
```

 $0 \rightarrow 1 \rightarrow 0$: Start A/D conversion

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D converter function enable control

0: Disable

1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is cleared to zero, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will remain unchanged.



BA45F6748 CO/GAS Detector Flash MCU with LCD/LED Driver and Calendar

Bit 4	ADRFS: A/D converter data format select 0: A/D converter data format → SADOH=D[11:4]; SADOL=D[3:0] 1: A/D converter data format → SADOH=D[11:8]; SADOL=D[7:0] This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section.
Bit 3~0	SACS3-SACS0: A/D converter external analog channel input select 0000: AN0 0001: AN1 0010: AN2 0011: AN3 0100: AN4 0101: AN5 0110: AN6 0111: AN7

1000~1111: Undefined, input floating if selected

These bits are used to select which external analog input channel is to be converted.

SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~5 SAINS2~SAINS0: A/D converter input signal select

000: External source – External analog channel input, ANn

001: Internal source – Bandgap reference voltage, V_{BGREF}

010: Internal source – Internal temperature Sensor output, V_{TSO}

011: Internal source – OPAMP output, V_{OPOUT}

100: Internal source – OPAMP positive input, V_{OPPAP}

101~110: External source – External analog channel input, ANn

111: Forbidden data, SAINS2~SAINS0 bits can not be written with "111"

Care must be taken if the SAINS2~SAINS0 bits are set to "001~100" to select the internal analog signal to be converted. When the internal analog signal is selected to be converted, the external channel input pin must never be selected as the A/D input signal by properly setting the SACS3~SACS0 bits with a value from 1000 to 1111. Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.

Bit 4~3

SAVRS1~SAVRS0: A/D converter reference voltage select

00: VREF pin input or LDO output

01: Internal A/D converter power supply, AV_{DD}

10: Internal Temperature Sensor reference voltage, V_{TSVREF}

11: Internal A/D converter power supply, $A\!V_{\text{DD}}$

These bits are used to select the A/D converter reference voltage source. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01~11" to select the internal A/D converter power or Temperature Sensor reference voltage as the reference voltage source. When the internal A/D converter power or Temperature Sensor reference voltage is selected as the reference voltage, the VREF pin cannot be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bits. Additionally, the LDO output path to the A/D converter reference voltage must also be switched off by clearing the REGSW bit in the REGC register. Otherwise, the external input voltage on VREF pin or the LDO output voltage together with the selected internal reference voltage will be simultaneously connected to the A/ D converter reference voltage input. This will result in unpredictable situations. Refer to the "A/D Converter Reference Voltage" section for more details.



Bit 2~0 SACKS2~SACKS0: A/D conversion clock rate select

000: fsys 001: fsys/2 010: fsys/4 011: fsys/8 100: fsys/16 101: fsys/32 110: fsys/64 111: fsys/128

These bits are used to select the clock source for the A/D converter. If the internal OPAMP signal is selected to be converted, care must be taken for the A/D clock rate selection limitation. Refer to the OPC Register description in the CO/Gas Detector AFE section for details.

Bandgap Reference Voltage Control Register – VBGRC

A high performance bandgap voltage reference is included in the device. It has an accurate voltage reference output, V_{BGREF} , when input supply voltage change or temperature variation. The VBGRC register is used to control the bandgap reference voltage circuit enable or disable.

VBGRC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	_	VBGREN
R/W	—	—	—	—	—	—	—	R/W
POR	_		_	_		_		0

Bit 7~1 Unimplemented, read as "0"

Bit 0 VBGREN: Bandgap enable/disable control

- 0: Disable
- 1: Enable

This bit is used to enable/disable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the V_{BGREF} voltage is selected to be used.

Temperature Sensor Control Register – SADC2

To control the enable and disable of the integrated temperature sensor circuitry, a control register known as SADC2 is provided.

SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	_	—	D1	TSEN
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	—	—	—	_	—	1	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 D1: Reserved bit, should be fixed to 1

Bit 0 TSEN: Temperature sensor circuitry enable control

- 0: Disable
- 1: Enable

This bit controls the internal temperature sensor circuitry. If the temperature sensor output will be converted or the temperature sensor reference voltage will be selected as the A/D conversion reference voltage, the temperature sensor circuitry should be turned on by setting the TSEN bit high first. When the temperature sensor is enabled by setting the TSEN bit to 1, a time named as t_{TSS} should be allowed for the temperature sensor circuit to stabilise before implementing relevant temperature sensor operation.

85°C A/D Conversion Value Registers – LMSADOH, LMSADOL

A pair of read-only registers, LMSADOH and LMSADOL, are provided to store the 12-bit A/D converted value of 85°C temperature.

Register		LMSADOH							LMSADOL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	_	_	_	_
R/W	R	R	R	R	R	R	R	R	R	R	R	R	—	_	_	_
POR		85°C A/D Converted Value									—	—	—	—		

"—": Unimplemented, read as "0" 85°C A/D Conversion Value Registers

A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and SACKS2~SACKS0 bits, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK} , is from 0.5µs to 10µs for all input analog signals except the temperature sensor output, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz and the analog input is not selected from the temperature sensor output, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock period, which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where special care must be taken.

		A/D Clock Period (t _{ADCK})											
fsys	SACKS[2:0] = 000 (f _{SYS})	SACKS[2:0] = 001 (f _{SYS} /2)	SACKS[2:0] = 010 (f _{SYS} /4)	SACKS[2:0] = 011 (f _{sys} /8)	SACKS[2:0] = 100 (f _{SYS} /16)	SACKS[2:0] = 101 (f _{SYS} /32)	SACKS[2:0] = 110 (f _{SYS} /64)	SACKS[2:0] = 111 (f _{sys} /128)					
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *					
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *					
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *					
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *					

If the input signal to be converted is the temperature sensor output voltage, the permissible A/D clock period is from 1 μ s to 2 μ s.

A/D Clock Period Examples for External Analog Inputs



Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is cleared to zero to reduce power consumption when the A/D converter function is not being used.

A/D Converter Reference Voltage

The A/D converter has its own external reference voltage input pin, VREF. However, the reference voltage can also be supplied from the LDO output, or from the A/D converter power supply, AV_{DD} , or from the temperature sensor reference voltage, V_{TSVREF} . The choice is made using the SAVRS1 and SAVRS0 bits in the SADC1 register together with other control bits.

If the external VREF pin input voltage is required to use, firstly the SAVRS bit field should be set to "00" to select "VREF pin input or LDO output" option. As the VREF pin is pin-shared with other functions, then the relevant pin-shared control bits PAS1[1:0] should be set as "10" to enable the VREF pin function. Additionally, the LDO output path to the A/D converter reference voltage must be switched off by clearing the REGSW bit in the REGC register.

If the LDO output is required to use, firstly the SAVRS bit field should be set to "00" to select "VREF pin input or LDO output" option. Then set the REGEN[2:0] bits in the REGC register to select the required LDO voltage as A/D reference voltage and set the REGSW bit high to switch on the LDO output path to the A/D converter reference voltage. Additionally, ensure that the VREF pin is not configured as the reference voltage input function by setting the VREF pin-shared control bits PAS1[1:0] to any other value except "10".

If the A/D converter power supply, AV_{DD} is required to use, the SAVRS bit field should be set to "01" or "11". If the temperature sensor reference voltage is required to use, the SAVRS bit field should be set to "10". As the temperature sensor circuitry is controlled by the TSEN bit, the TSEN bit should be set high to enable the temperature sensor. However, it is important to note that even when the AV_{DD} or V_{TSVREF} has been selected as the A/D converter reference voltage by correctly setting the SAVRS bit field, the LDO output path to the A/D converter reference voltage input function by properly configuring the REGSW bit and the PAS1[1:0] bits. Otherwise these signals may be input to the A/D converter reference simultaneously, which will result in unpredictable situations such as an irreversible damage.

SAVRS[1:0]	Other Relevant Bits	Reference	Description
	PAS1[1:0]=10 & REGSW=0	VREF pin	External VREF pin input voltage
00	PAS1[1:0]≠10 & REGSW=1 & REGEN[2:0]=010/011/11x	VLDO	LDO output voltage
01/11	PAS1[1:0]≠10 & REGSW=0	AVDD	Internal A/D converter power supply
10	TSEN=1 & PAS1[1:0]≠10 & REGSW=0	VTSVREF	Temperature sensor reference voltage

Note that the analog input values must not be allowed to exceed the value of the selected A/D conversion reference voltage.

A/D Converter Reference Voltage Selection



A/D Converter Input Signals

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function selection bits in the PAS0/1 and PBS0/1 registers, determine whether the external pins are setup as A/D converter analog inputs or whether they have other functions. If the pin is setup to be an A/D analog channel input, the other pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the ANn pin function is enabled by the relevant pin-shared function selection bits, the status of the port control register will be overridden.

If the SAINS2~SAINS0 bits are set to one value of "000" and "101~110", the external analog channel input is selected to be converted and the SACS3~SACS0 bits can determine which actual external channel is selected to be converted. If the SAINS2~SAINS0 bits are set to "001~100", one of the internal signals, including the internal Bandgap reference voltage, temperature sensor output voltage, OPAMP output voltage and the OPAMP positive input voltage is selected to be converted. Note that if the internal analog signal is selected to be converted, the external input channel determined by the SACS3~SACS0 bits must be switched to a non-existed A/D input channel by properly setting the SACS bit field with a value from 1000 to 1111. Otherwise, the external channel input will be connected together with the internal analog signal, which will result in unpredictable errors.

SAINS[2:0]	SACS[3:0]	Input Signals	Description				
000,	0000~0111	AN0~AN7	External channel input				
101~110	1000~1111	—	Non-existed channel, input is floating				
001	1000~1111	VBGREF	Internal Bandgap reference voltage				
010	1000~1111	V _{TSO}	Internal Temperature Sensor output voltage				
011	1000~1111	Vopout	Internal OPAMP output voltage				
100	1000~1111	Voppap	Internal OPAMP positive input voltage				
111	Forbidden dat	Forbidden data, SAINS2~SAINS0 bits can not be written with "111"					

A/D Converter Input Signal Selection

Conversion Rate and Timing Diagram


A complete A/D conversion contains two phases, data sampling and data conversion. If the conversion input signal is not the temperature sensor output, the data sampling which is defined as t_{ADS} takes 4 A/D clock cycles and the data conversion takes 12 A/D clock cycles. Therefore a total of 16 A/D clock cycles for an A/D conversion which is defined as t_{ADC} are necessary. However, an A/D conversion for an internal temperature sensor signal will take a total of 58 A/D clock cycles, which includes 46 A/D clock cycles for data sampling and 12 A/D clock cycles for data conversion.

Maximum single A/D conversion rate = A/D clock period/16 (Temperature sensor output signal is not used)

Maximum single A/D conversion rate = A/D clock period/58 (Internal Temperature sensor output signal is used)

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t_{ADCK} clock cycles where t_{ADCK} is equal to the A/D clock period.





A/D Conversion Timing – External Channel Inputs

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.

• Step 2

Enable the A/D by setting the ADCEN bit in the SADC0 register to one.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS2~SAINS0 bits

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS bit field, the corresponding pins should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS bit field. After this step, go to Step 6.

• Step 5

Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS bit field, the corresponding external input pin must be switched to a non-existed channel input by setting the SACS3~SACS0 bits with a value from 1000 to 1111. The desired internal analog signal then can be selected by configuring the SAINS bit field. After this step, go to Step 6.

• Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register. Care should be taken in this step which can refer to the A/D Converter Reference Voltage section for details.

• Step 7

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

• Step 8

If the A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.



• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing ADCEN bit in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 4096.


$$1 \text{ LSB} = V_{\text{REF}} \div 4096$$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage = A/D output digital value \times V_{REF} \div 4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.

Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS field.





Temperature Measurement Function

As the temperature sensor output voltage, V_{TSO} , has a linear relationship with temperature, the V_{TSO} A/D converted data value will also have a linear relationship with temperature. The current temperature Tx can be proportionally calculated from its A/D converted value ADCx using the following formula.

$$Tx (^{\circ}C) = slope \times (ADCx-ADC2) + T2$$

As the device has provided two sets of values which are (ADC1, T1) and (ADC2, T2). The T1 and T2 are two values of temperature and the ADC1 and ADC2 are their A/D converted values respectively. The slope can be calculated using the following formula.

slope = (T1-T2) / (ADC1-ADC2)

For the device, the T1 has a fixed value of 85°C. The ADC1 can be read from the LMSADOH and LMSADOL registers. The ADC2 and T2 code are stored in the Option Memory and can be read from the Program Memory last page using the table read instruction when the Option Memory mapping function is enabled.

Name	Mapped Address in Program Memory	Description
T1	—	A fixed value of 85°C
ADC1	—	12-bit T1 A/D converted value in LMSADOH & LMSADOL registers
T2	FF5H	T2 code (00H (0°C) ~ FFH (51°C)) Temperature value can be converted from the code with 0.2° C/step
ADC2	FF6H	12-bit T2 A/D converted value bit 11 ~ bit 4
ADC2	FF7H	12-bit T2 A/D converted value bit 3 ~ bit 0

Temperature Measurement Reference Items

The Option Memory mapping function is enabled by using the ORMC register. For more details, refer to the "Option Memory Mapping Register – ORMC" in the Special Function Register Description section.

A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an ADBZ polling method to detect the end of conversion

clr ADE	; disable ADC interrupt
clr TSEN	; disable temperature sensor circuitry
mov a,0Bh	; select $f_{\mbox{sys}}/8$ as A/D clock, external channel as A/D input signal
mov SADC1,a	; and A/D internal power as reference voltage
mov a,0Ch	; setup PASO register to configure pin ANO
mov PASO,a	
mov a,20h	
mov SADCO,a	; enable and connect ANO channel to A/D converter
:	
start conversion:	
clr START	; high pulse on start bit to initiate conversion
set START	; reset A/D
clr START	; start A/D



BA45F6748 CO/GAS Detector Flash MCU with LCD/LED Driver and Calendar

```
polling EOC:
   sz ADBZ
                        ; poll the SADCO register ADBZ bit to detect end of A/D
conversion
    jmp polling EOC ; continue polling
    mov a, SADOL ; read low byte conversion result value
    mov SADOL buffer,a ; save result to user defined register
    mov a, SADOH ; read high byte conversion result value
    mov SADOH buffer,a ; save result to user defined register
     :
     jmp start conversion ; start next A/D conversion
Example: using the interrupt method to detect the end of conversion
clr ADE
                          ; disable ADC interrupt
clr TSEN
                          ; disable temperature sensor circuitry
mov a,0Bh
                          ; select f<sub>SYS</sub>/8 as A/D clock, external channel as A/D input signal
mov SADC1,a
                          ; and A/D internal power as reference voltage
mov a,0Ch
                          ; setup PASO register to configure pin ANO
mov PASO,a
mov a,20h
mov SADCO,a
                        ; enable and connect ANO channel to A/D converter
.
start conversion:
    clr START
                        ; high pulse on START bit to initiate conversion
    set START
                        ; reset A/D
    clr START
                        ; start A/D
    clr ADF
                        ; clear ADC interrupt request flag
    set ADE
                        ; enable ADC interrupt
    set EMI
                        ; enable global interrupt
    :
     :
; ADC interrupt service routine
ADC ISR:
    mov acc stack,a ; save ACC to user defined memory
    mov a,STATUS
    mov status stack, a ; save STATUS to user defined memory
    :
    mov a,SADOL
                         ; read low byte conversion result value
    mov SADOL_buffer,a ; save result to user defined register
    mov a,SADOH ; read high byte conversion result value
mov SADOH_buffer,a ; save result to user defined register
     :
     :
EXIT INT ISR:
    mov a,status stack
    mov STATUS,a ; restore STATUS from user defined memory
mov a,acc_stack ; restore ACC from user defined memory
    reti
```



Universal Serial Interface Module – USIM

The device contains a Universal Serial Interface Module, which includes the four-line SPI interface, the two-line I²C interface and the two-line/single-wire UART interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI, I²C or UART based hardware such as sensors, Flash or EEPROM memory, etc. The USIM interface pins are pin-shared with other I/O pins therefore the USIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As all the interface types share the same pins and registers, the choice of whether the UART, SPI or I²C type is used is made using the UART mode selection bit, named UMD, and the SPI/I²C operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the USIM pin-shared I/O are selected using pull-high control registers when the USIM function is enabled and the corresponding pins are used as USIM input pins.


SPI Interface

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one $\overline{\text{SCS}}$ pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

SPI Interface Operation

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and \overline{SCS} . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and \overline{SCS} is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I²C/UART function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMC0 and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single \overline{SCS} pin only one slave device can be utilized. The \overline{SCS} pin is controlled by software, set CSEN bit to 1 to enable \overline{SCS} pin function, set CSEN bit to 0 the \overline{SCS} pin will be floating state.




SPI Master/Slave Connection



The SPI function in the device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- · Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2. Note that the SIMC2 and SIMD registers and their POR values are only available when the SPI mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF				
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF				
SIMD	D7	D6	D5	D4	D3	D2	D1	D0				

SPI Register List

SPI Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.



SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: USIM SPI/I²C data register bit 7 ~ bit 0

SPI Control Registers

There are also two control registers for the SPI interface, SIMC0 and SIMC2. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIM2~SIM0: USIM SPI/I²C Operating Mode Control

000: SPI master mode; SPI clock is fsys/4

001: SPI master mode; SPI clock is $f_{\text{SYS}}/16$

010: SPI master mode; SPI clock is $f_{SYS}/64$

011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is PTM CCRP match frequency/2

101: SPI slave mode

110: I²C slave mode

111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I²C operating mode of the USIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4	UMD : UART mode selection bit
-------	--------------------------------------

- 0: SPI or I²C mode
- 1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I²C mode.

Bit 3~2 SIMDEB1~SIMDEB0: I²C Debounce Time Selection

These bits are only available when the USIM is configured to operate in the I²C mode. Refer to the I²C register section.

Bit 1 SIMEN: USIM SPI/I²C Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the USIM SPI/I²C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I²C interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I²C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I²C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the

previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the USIM is configured to operate as an I2C interface via the UMD and SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I2C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0

SIMICF: USIM SPI Incomplete Flag

0: USIM SPI incomplete condition is not occurred

1: USIM SPI incomplete condition is occurred

This bit is only available when the USIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set high but the SCS line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set high together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set high if the SIMICF bit is set high by software application program.

SIMC2 Register

Bit 4

Bit 3

Bit	7	6	5	4	3	2	1	0			
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7~6	Bit 7~6 D7~D6 : Undefined bits										

These bits can be read or written by application program.

Bit 5

CKPOLB : SPI clock line base condition selection 0: The SCK line will be high when the clock is inactive 1: The SCK line will be low when the clock is inactive
The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.
CKEG: SPI SCK active clock edge type selection
CKPOLB=0
0: SCK is high base level and data capture at SCK rising edge
1: SCK is high base level and data capture at SCK falling edge
CKPOLB=1
0: SCK is low base level and data capture at SCK falling edge
1: SCK is low base level and data capture at SCK rising edge
The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.
MLS: SPI data shift order
0: LSB first
1: MSB first

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.




Bit 2	CSEN: SPI SCS pin control
	0: Disable
	1: Enable
	The CSEN bit is used as an enable/disable for the $\overline{\text{SCS}}$ pin. If this bit is low, then the
	$\overline{\text{SCS}}$ pin will be disabled and placed into a floating condition. If the bit is high the $\overline{\text{SCS}}$
	pin will be enabled and used as a select pin.
Bit 1	WCOL: SPI write collision flag
	0: No collision
	1: Collision
	The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared to zero by the application program.
Bit 0	TRF : SPI Transmit/Receive complete flag 0: SPI data is being transferred
	1
	1: SPI data transmission is completed The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must set to "0" by the application program. It can be used to generate an interrupt.


SPI Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRF flag will be set high automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an \overline{SCS} signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in certain IDLE Modes if the clock source used by the SPI interface is still active.








SPI Slave Mode Timing – CKEG=1







SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and $\overline{SCS}=0$, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and \overline{SCS} can become I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

SPI Operation Steps

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the \overline{SCS} pin function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the \overline{SCS} line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the \overline{SCS} line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit in the SIMC0 are set high, this will place the SDI



line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and SCS, SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

Master Mode

• Step 1

Select the SPI Master mode and clock source using the UMD and SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and $\overline{\text{SCS}}$ lines to output the data. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a USIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

- Step 8 Clear TRF.
- Step 9 Go to step 4.

Slave Mode

• Step 1

Select the SPI Slave mode using the UMD and SIM2~SIM0 bits in the SIMC0 control register

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and \overline{SCS} signal. After this, go to step 5.



For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a USIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.


- Step 8
- Clear TRF.
- Step 9 Go to step 4.

Error Detection

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I²C Master Slave Bus Connection

I²C Interface Operation

The I²C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I²C device is activated and the related internal pull-high register could be controlled by its corresponding pull-high control register.





The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I²C data transfer speed, there exists a relationship between the system clock, f_{SYS} , and the I²C debounce time. For either the I²C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I ² C Debounce Time Selection	I ² C Standard Mode (100kHz)	I ² C Fast Mode (400kHz)
No Debounce	f _{SYS} > 2MHz	f _{sys} > 5MHz
2 system clock debounce	f _{SYS} > 4MHz	f _{sys} > 10MHz
4 system clock debounce	f _{SYS} > 8MHz	f _{sys} > 20MHz

I²C Minimum fsys Frequency Requirements



I²C Registers

There are three control registers associated with the I²C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD. Note that the SIMC1, SIMD, SIMA and SIMTOC registers and their POR values are only available when the I²C mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF				
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK				
SIMD	D7	D6	D5	D4	D3	D2	D1	D0				
SIMA	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0				
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0				

I²C Register List

I²C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the I²C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I²C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I²C bus must be made via the SIMD register.

SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: USIM SPI/I²C data register bit 7 ~ bit 0

I²C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim1$ of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I²C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected.

SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 SIMA6~SIMA0: I²C slave address

SIMA6~SIMA0 is the 7-bit I²C slave address.

Bit 0 **D0**: Reserved bit, can be read or written by application program



I²C Control Registers

There are three control registers for the l^2C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the l^2C communication status. Another register, SIMTOC, is used to control the l^2C time-out function and is described in the corresponding section.

SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIM2~SIM0: USIM SPI/I²C Operating Mode Control

000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is f_{SYS}/16

010: SPI master mode; SPI clock is fsys/64

011: SPI master mode; SPI clock is f_{SUB}

100: SPI master mode; SPI clock is PTM CCRP match frequency/2

101: SPI slave mode

110: I2C slave mode

111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I^2C operating mode of the USIM function. As well as selecting if the I^2C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and f_{SUB} . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 UMD: UART mode selection bit

0: SPI or I²C mode

1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I^2C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be set low for SPI or I^2C mode.

Bit 3~2 SIMDEB1~SIMDEB0: I²C Debounce Time Selection

00: No debounce

- 01: 2 system clock debounce
- 10: 4 system clock debounce
- 11: 4 system clock debounce

SIMEN: USIM SPI/I2C Enable Control

These bits are used to select the I²C debounce time when the USIM is configured as the I²C interface function by setting the UMD bit to "0" and SIM2~SIM0 bits to "110".

Bit 1

0: Disable

1: Enable

The bit is the overall on/off control for the USIM SPI/I²C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I²C interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I²C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I²C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the USIM is configured to operate as an I²C interface via the UMD and SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program. Such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.



Bit 0 SIMICF: USIM SPI Incomplete Flag This bit is only available when the USIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

SIMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1
Bit 7	0: Data 1: Con The HC transferr		ansferred an 8-bit dat ne data tran completion	a transfer nsfer flag.	This flag		ro when da g will go h	
Bit 6	HAAS: 0: Not 1: Add The HA	I ² C Bus add address ma ress match AS flag is t	lress match ttch the address	match flag			determine addresses	
		vill be high,						
Bit 5	0: I ² C 1: I ² C The HB which w	-	ousy ne I ² C busy hen a STA	RT signal i	s detected.	The flag w	en the I ² C b vill be set to	
Bit 4	HTX: I ² 0: Slav	C slave dev ve device is ve device is	vice is trans the receive	mitter or re r	-			
Bit 3	0: Slav 1: Slav The TXA of data,	this bit will	nowledge fl nd acknow e transmit a l be transm	ag ledge flag icknowledg itted to the	e flag. Afte bus on the	9th clock	device rece from the sl r data is rec	ave devic
3it 2	SRW: 1 ² 0: Slav 1: Slav The SR [*] the mass transmitt the slave mode or from the is zero, t	C Slave Re re device sh W flag is t ter device ad address device wil receive mo bus, so th	ad/Write fla iould be in iould be in the I ² C Sla wishes to and slave a l check the ode. If the e slave der will write o	ag receive mod transmit mod ave Read/ ¹ transmit of ddress is m SRW flag i SRW flag i vice should	de Write flag, receive d atch, that is o determin s high, the l be in tran	. This flag ata from tl s when the e whether i master is r ismit mode	determine ne I ² C bus. HAAS flag t should be requesting t . When the ye device sl	es wheth When th is set hig in transm o read da s SRW fla
3it 1	IAMWU 0: Disa 1: Ena This bit or IDLE	J: I ² C Addr able ble should be s Mode. If t	ess Match V set high to the IAMW	enable the	¹² C address een set bef	ore enterin	ke up from g either the bit must be	SLEEP

zero by the application program after wake-up to ensure correction device operation.



Bit 0 RXAK: I²C Bus Receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.

I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an USIM interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I²C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1


Set the UMD, SIM2~SIM0 and SIMEN bits in the SIMC0 register to "0", "110" and "1" respectively to enable the I²C bus.

• Step 2

Write the slave address of the device to the I²C bus address register SIMA.

• Step 3

Set the USIME interrupt enable bit of the interrupt control register to enable the USIM interrupt.





I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

I²C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal USIM I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an USIM I^2C bus interrupt signal can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I^2C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

I²C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".


I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send



a STOP signal to release the I²C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



I ² C Communication	Timing	Diagram
--------------------------------	--------	---------

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.








I²C Time-out Control

In order to reduce the problem of I²C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I²C is not received for a while, then the I²C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I²C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I²C "STOP" condition occurs.





When an I²C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the USIM interrupt vector. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I ² C Time-out			
SIMD, SIMA, SIMC0	No change			
SIMC1	Reset to POR condition			

I²C Registers after Time-out

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula: $((1\sim64)\times32)/f_{SUB}$. This gives a time-out period which ranges from about 1ms to 64ms.

SIMTOC Register

Bit	7	6	5	4	3	2	1	0			
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7 Bit 6	0: Disable 1: Enable										
	This bit is set high when time-out occurs and can only be cleared to zero by application program.										
Bit 5~0	SIMTOS	5-SIMTC	SO: USIM	I ² C Time-o	ut period so	election					
	I ² C time-	out clock s	ource is f _{su}	в∕32.							
	I ² C time-	out time is	equal to (S	IMTOS[5:0)]+1)×(32/f	sub).					




UART Interface

The device contains an integrated full-duplex or half-duplex asynchronous serial communication UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function shares the same internal interrupt vector with the SPI and I²C interfaces which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:


- Full-duplex or half-duplex (single wire mode) asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- URX/UTX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver Full
 - Receiver Overrun
 - Address Mode Detect



MCU Data Bus

UART Data Transfer Block Diagram – USWM=0





MCU Data Bus

UART Data Transfer Block Diagram – USWM=1

UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as UTX pin and URX/UTX pin. The UTX and URX/UTX pins are the UART transmitter and receiver pins respectively. The UTX and URX/UTX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UMD bit, the UREN bit, the UTXEN or URXEN bits, if set, will setup these pins to their respective UTX output and URX/UTX pins. When the UTX or URX/UTX pin function is disabled by clearing the UMD, UREN, UTXEN or URXEN bit, the UTX or URX/UTX pin function is disabled by clearing the UMD, UREN, UTXEN or URXEN bit, the UTX or URX/UTX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the UTX or URX/UTX pin or not is determined by the corresponding I/O pull-high function control bit.

UART Single Wire Mode

The UART function also supports a Single Wire Mode communication which is selected using the USWM bit in the UUCR3 register. When the USWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single URX/UTX pin can be used to transmit and receive data depending upon the corresponding control bits. When the URXEN bit is set high, the URX/UTX pin is used as a receiver pin. When the URXEN bit is cleared to zero and the UTXEN bit is set high, the URX/UTX pin will act as a transmitter pin.

It is recommended not to set both the URXEN and UTXEN bits high in the single wire mode. If both the URXEN and UTXEN bits are set high, the URXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the UTX pin mentioned in this chapter should be replaced by the URX/UTX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the UTX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the URX/UTX and UTX pins.

UART Data Transfer Scheme

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the UTXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the UTX pin at a rate controlled by the Baud Rate Generator. Only the UTXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.



Data to be received by the UART is accepted on the external URX/UTX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal UTXR_RXR register, where it is buffered and can be manipulated by the application program. Only the UTXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the UTXR_RXR register is used for both data transmission and data reception.

UART Status and Control Registers

There are seven control registers associated with the UART function. The UMD bit in the SIMC0 register can be used to select the UART interface. The USWM bit in the UUCR3 register is used to enable/disable the UART Single Wire Mode. The UUSR, UUCR1 and UUCR2 registers control the overall function of the UART, while the UBRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the UTXR_RXR data register. Note that UART related registers and their POR values are only available when the UART mode is selected by setting the UMD bit in the SIMC0 register to "1".

Register				В	it			
Name	7	6	5	4	3	2	1	0
SIMC0	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
UUSR	UPERR	UNF	UFERR	UOERR	URIDLE	URXIF	UTIDLE	UTXIF
UUCR1	UREN	UBNO	UPREN	UPRT	USTOPS	UTXBRK	URX8	UTX8
UUCR2	UTXEN	URXEN	UBRGH	UADDEN	UWAKE	URIE	UTIIE	UTEIE
UUCR3	_	—	_	_	_	_		USWM
UTXR_RXR	UTXRX7	UTXRX6	UTXRX5	UTXRX4	UTXRX3	UTXRX2	UTXRX1	UTXRX0
UBRG	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0

UART	Register	List
------	----------	------

SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	UMD	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	0	0	0	0	0

Bit 7~5 SIM2~SIM0: USIM SPI/I²C Operating Mode Control

When the UMD bit is cleared to zero, these bits setup the SPI or I²C operating mode of the USIM function. Refer to the SPI or I²C register section for more details.

Bit 4 UMD: UART mode selection bit

0: SPI or I²C mode
1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I²C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be set low for SPI or I²C mode.
Bit 3~2 SIMDEB1~SIMDEB0: I²C Debounce Time Selection
Refer to the I²C register section.

Bit 1 SIMEN: USIM SPI/I²C Enable Control
This bit is only available when the USIM is configured to operate in an SPI or I²C mode.



Bit 0 SIMICF: USIM SPI Incomplete Flag Refer to the SPI register section.

UUSR Register

The UUSR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the UUSR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	UPERR	UNF	UFERR	UOERR	URIDLE	URXIF	UTIDLE	UTXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 UPERR: Parity error flag

0: No parity error is detected

1: Parity error is detected

The UPERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared to zero by a software sequence which involves a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 6 UNF: Noise flag

0: No noise is detected

1: Noise is detected

The UNF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The UNF flag is set during the same cycle as the URXIF flag but will not be set in the case of as overrun. The UNF flag can be cleared to zero by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR RXR data register.

Bit 5 UFERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The UFERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared to zero by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 4 UOERR: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The UOERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the UTXR_RXR receive data register. The flag is cleared to zero by a software sequence, which is a read to the status register UUSR followed by an access to the UTXR_RXR data register.

Bit 3 URIDLE: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The URIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the



URIDLE bit is "1" indicating that the UART receiver is idle and the URX/UTX pin stays in logic high condition.

Bit 2 URXIF: Receive UTXR RXR data register status

0: UTXR_RXR data register is empty

1: UTXR_RXR data register has available data

The URXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the UTXR_RXR read data register is empty. When the flag is "1", it indicates that the UTXR_RXR read data register contains new data. When the contents of the shift register are transferred to the UTXR_RXR register, an interrupt is generated if URIE=1 in the UUCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags UNF, UFERR, and/or UPERR are set within the same clock cycle. The URXIF flag will eventually be cleared to zero when the UUSR register is read with URXIF set, followed by a read from the UTXR_RXR register, and if the UTXR_RXR register has no more new data available.

Bit 1 UTIDLE: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The UTIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the UTXIF flag is "1" and when there is no transmit data or break character being transmitted. When UTIDLE is equal to "1", the UTX pin becomes idle with the pin state in logic high condition. The UTIDLE flag is cleared to zero by reading the UUSR register with UTIDLE set and then writing to the UTXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0

UTXIF: Transmit UTXR_RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (UTXR_RXR data register is empty)

The UTXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the UTXR_RXR data register. The UTXIF flag is cleared to zero by reading the UART status register (UUSR) with UTXIF set and then writing to the UTXR_RXR data register. Note that when the UTXEN bit is set, the UTXIF flag bit will also be set since the transmit data register is not yet full.

• UUCR1 Register

The UUCR1 register together with the UUCR2 and UUCR3 registers are the three UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UREN	UBNO	UPREN	UPRT	USTOPS	UTXBRK	URX8	UTX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x": unknown

Bit 7 UREN: UART function enable control

0: Disable UART. UTX and URX/UTX pins are in a floating state

1: Enable UART. UTX and URX/UTX pins function as UART pins

The UREN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the URX/UTX pin as well as the UTX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled if the UMD bit is set and the UTX and URX/UTX pins will function as defined by the USWM mode selection bit together with the UTXEN and URXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF bits will be cleared to zero, while the UTIDLE, UTXIF and URIDLE bits will be set high. Other control bits in UUCR1, UUCR2, UUCR3 and UBRG registers will remain unaffected. If the UART is active and the UREN bit is cleared to zero, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration. Bit 6 UBNO: Number of data transfer bits selection 0: 8-bit data transfer 1: 9-bit data transfer This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits URX8 and UTX8 will be used to store the 9th bit of the received and transmitted data respectively. UPREN: Parity function enable control Bit 5 0: Parity function is disabled 1: Parity function is enabled This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Bit 4 UPRT: Parity type selection bit 0: Even parity for parity generator 1: Odd parity for parity generator This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected. Bit 3 **USTOPS:** Number of Stop bits selection 0: One stop bit format is used 1: Two stop bits format is used This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used. Bit 2 UTXBRK: Transmit break character 0: No break character is transmitted 1: Break characters transmit The UTXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the UTX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the UTXBRK bit is reset. Bit 1 URX8: Receive data bit 8 for 9-bit data transfer format (read only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as URX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format. UTX8: Transmit data bit 8 for 9-bit data transfer format (write only) Bit 0 This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as UTX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.



UUCR2 Register

The UUCR2 register is the second of the UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various USIM UART mode interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UTXEN	URXEN	UBRGH	UADDEN	UWAKE	URIE	UTIIE	UTEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

UTXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named UTXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the UTX pin will be set in a floating state.

If the UTXEN bit is equal to "1" and the UMD and UREN bit are also equal to "1", the transmitter will be enabled and the UTX pin will be controlled by the UART. Clearing the UTXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the UTX pin will be set in a floating state.

Bit 6

URXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named URXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the URX/UTX pin will be set in a floating state. If the URXEN bit is equal to "1" and the UMD and UREN bit are also equal to "1", the receiver will be enabled and the URX/UTX pin will be controlled by the UART. Clearing the URXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the URX/UTX pin will be set in a floating state.

Bit 5 UBRGH: Baud Rate speed selection

- 0: Low speed baud rate
- 1: High speed baud rate

The bit named UBRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register UBRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 UADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named UADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to UTXRX7 if UBNO=0 or the 9th bit, which corresponds to URX8 if UBNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of UBNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.



Bit 3 UWAKE: URX/UTX pin wake-up UART function enable control 0: URX/UTX pin wake-up UART function is disabled 1: URX/UTX pin wake-up UART function is enabled This bit is used to control the wake-up UART function when a falling edge on the URX/UTX pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no URX/UTX pin wake-up UART function if the UART clock (f_H) exists. If the UWAKE bit is set high as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the URX/UTX pin occurs. When this request happens and the corresponding interrupt is enabled, an URX/UTX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the URX/UTX pin when the UWAKE bit is cleared to zero. Bit 2 URIE: Receiver interrupt enable control 0: Receiver related interrupt is disabled 1: Receiver related interrupt is enabled This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag UOERR or receive data available flag URXIF is set, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UOERR or URXIF flags. Bit 1 UTIIE: Transmitter Idle interrupt enable control 0: Transmitter idle interrupt is disabled 1: Transmitter idle interrupt is enabled This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag UTIDLE is set, due to a transmitter idle condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UTIDLE flag. Bit 0 **UTEIE:** Transmitter Empty interrupt enable control 0: Transmitter empty interrupt is disabled 1: Transmitter empty interrupt is enabled This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag UTXIF is set, due to a transmitter empty condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0",

• UUCR3 Register

The UUCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, URX/UTX, together with the control of the URXEN and UTXEN bits in the UUCR2 register.

the USIM interrupt request flag USIMF will not be influenced by the condition of the

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	—	USWM
R/W	—	—	—	—	—	_	—	R/W
POR	—	_	_	—	_	_	—	0

Bit 7~1 Unimplemented, read as "0"

UTXIF flag.

Bit 0 USWM: Single Wire Mode enable control

0: Disable, the URX/UTX pin is used as UART receiver function only

1: Enable, the URX/UTX pin can be used as UART receiver or transmitter function controlled by the URXEN and UTXEN bits

Note that when the Single Wire Mode is enabled, if both the URXEN and UTXEN bits are high, the URX/UTX pin will just be used as UART receiver input.



• UTXR_RXR Register

The UTXR_RXR register is the data register which is used to store the data to be transmitted on the UTX pin or being received from the URX/UTX pin.

Bit	7	6	5	4	3	2	1	0
Name	UTXRX7	UTXRX6	UTXRX5	UTXRX4	UTXRX3	UTXRX2	UTXRX1	UTXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 UTXRX7~UTXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

UBRG Register

Bit	7	6	5	4	3	2	1	0
Name	UBRG7	UBRG6	UBRG5	UBRG4	UBRG3	UBRG2	UBRG1	UBRG0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 UBRG7~UBRG0: Baud Rate values

By programming the UBRGH bit in UUCR2 register which allows selection of the related formula described above and programming the required value in the UBRG register, the required baud rate can be setup.

Note: Baud rate= $f_H/[64 \times (N+1)]$ if UBRGH=0.

Baud rate= $f_{H}/[16\times(N+1)]$ if UBRGH=1.

Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register UBRG and the second is the value of the UBRGH bit in the control register UUCR2. The UBRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the UBRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the UBRG register and has a range of between 0 and 255.

UUCR2 UBRGH Bit	0	1
Baud Rate (BR)	f _H /[64(N+1)]	f _H /[16(N+1)]

By programming the UBRGH bit which allows selection of the related formula and programming the required value in the UBRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the UBRG register, there will be an error associated between the actual and requested value. The following example shows how the UBRG register value N and the error value can be calculated.

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with UBRGH cleared to zero determine the UBRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate $BR=f_H/[64(N+1)]$

Re-arranging this equation gives $N=[f_H/(BR\times 64)]-1$

Giving a value for N=[4000000/(4800×64)]-1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the UBRG register. This



gives an actual or calculated baud rate value of BR= $400000/[64\times(12+1)]=4808$ Therefore the error is equal to (4808-4800)/4800=0.16%

UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding UBNO, UPRT, UPREN, and USTOPS bits in the UUCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UREN bit in the UUCR1 register. When the UART mode is selected by setting the UMD bit in the SIMC0 register to "1", if the UREN, UTXEN and URXEN bits are set, then these two UART pins will act as normal UTX output pin and URX/UTX input pin respectively. If no data is being transmitted on the UTX pin, then it will default to a logic high value.

Clearing the UREN bit will disable the UTX and URX/UTX pin and allow these pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF being cleared while bits UTIDLE, UTXIF and URIDLE will be set. The remaining control bits in the UUCR1, UUCR2, UUCR3 and UBRG registers will remain unaffected. If the UREN bit in the UUCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

Data, Parity and Stop Bit Selection


The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UUCR1 register. The UBNO bit controls the number of data bits which can be set to either 8 or 9, the UPRT bit controls the choice of odd or even parity, the UPREN bit controls the parity on/off function and the USTOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.



Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit				
Example of 8-bit Data Formats								
1	8	0	0	1				
1	7	0	1	1				
1	7	1	0	1				
Example of 9-l	Example of 9-bit Data Formats							
1	9	0	0	1				
1	8	0	1	1				
1	8	1	0	1				

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the UBNO bit in the UUCR1 register. When UBNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the UTX8 bit in the UUCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the UTXR RXR register. The data to be transmitted is loaded into this UTXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the UTXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the UTXEN bit is set, but the data will not be transmitted until the UTXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the UTXR RXR register, after which the UTXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the UTXR RXR register will result in an immediate transfer to the TSR. If during a transmission the UTXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The UTX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UART is transmitting data, the data is shifted on the UTX pin from the shift register, with the least significant bit first. In the transmit mode, the UTXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the UTX8 bit in the UUCR1 register. The steps to initiate a data transfer can be summarized as follows:



- Make the correct selection of the UBNO, UPRT, UPREN and USTOPS bits to define the required word length, parity type and number of stop bits.
- Setup the UBRG register to select the desired baud rate.
- Set the UTXEN bit ensure that the UTX pin is used as a UART transmitter pin.
- Access the UUSR register and write the data that is to be transmitted into the UTXR_RXR register. Note that this step will clear the UTXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when UTXIF=0, data will be inhibited from being written to the UTXR_RXR register. Clearing the UTXIF flag is always achieved using the following software sequence:

1. A UUSR register access

2. A UTXR_RXR register write execution

The read-only UTXIF flag is set by the UART hardware and if set indicates that the UTXR_RXR register is empty and that other data can now be written into the UTXR_RXR register without overwriting the previous data. If the UTEIE bit is set then the UTXIF flag will generate an interrupt.

During a data transmission, a write instruction to the UTXR_RXR register will place the data into the UTXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the UTXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the UTXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the UTIDLE bit will be set. To clear the UTIDLE bit the following software sequence is used:

- 1. A UUSR register access
- 2. A UTXR_RXR register write execution

Note that both the UTXIF and UTIDLE bits are cleared by the same software sequence.

Transmitting Break

If the UTXBRK bit is set high and the state keeps for a time greater than $[(BRG+1)\times t_{H}]$, then the break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the UTXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the UTXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the UTXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the UBNO bit is set, the word length will be set to 9 bits with the MSB being stored in the URX8 bit of the UUCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the URX/UTX pin input is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the URX/UTX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external URX/UTX pin input is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the URX/UTX pin. It should be noted that the RSR register,



unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external URX/UTX pin input, LSB first. In the read mode, the UTXR_RXR register forms a buffer between the internal bus and the receiver shift register. The UTXR_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from UTXR_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error UOERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of UBNO, UPRT and UPREN bits to define the word length, parity type.
- Setup the UBRG register to select the desired baud rate.
- Set the URXEN bit to ensure that the URX/UTX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The URXIF bit in the UUSR register will be set when the UTXR_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the UTXR_RXR register, then if the URIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The URXIF bit can be cleared using the following software sequence:

- 1. A UUSR register access
- 2. A UTXR_RXR register read execution

Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the UBNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by UBNO plus one stop bit. The URXIF bit is set, UFERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the URIDLE bit is set. A break is regarded as a character that contains only zeros with the UFERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the UFERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the URIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, UFERR, will be set.
- The receive data register, UTXR_RXR, will be cleared.
- The UOERR, UNF, UPERR, URIDLE or URXIF flags will possibly be set.



Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the UUSR register, otherwise known as the URIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the URIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag URXIF in the UUSR register is set by an edge generated by the receiver. An interrupt is generated if URIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, UTXR_RXR. An overrun error can also generate an interrupt if URIE=1.

Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error – UOERR

The UTXR_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the UTXR_RXR register. If this is not done, the overrun error flag UOERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The UOERR flag in the UUSR register will be set.
- The UTXR_RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the URIE bit is set.

The UOERR flag can be cleared by an access to the UUSR register followed by a read to the UTXR_RXR register.

Noise Error – UNF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, UNF, in the UUSR register will be set on the rising edge of the URXIF bit.
- Data will be transferred from the Shift register to the UTXR_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the URXIF bit which itself generates an interrupt.

Note that the UNF flag is reset by a UUSR register read operation followed by a UTXR_RXR register read operation.

Framing Error – UFERR

The read only framing error flag, UFERR, in the UUSR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the UFERR flag will be set. The UFERR flag and the received data will be recorded in the UUSR and UTXR_RXR registers respectively, and the flag is cleared in any reset.



Parity Error – UPERR

The read only parity error flag, UPERR, in the UUSR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, UPREN=1, and if the parity type, odd or even is selected. The read only UPERR flag and the received data will be recorded in the UUSR and UTXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, UFERR and UPERR, in the UUSR register should first be read by the application program before reading the data word.


UART Interrupt Structure

Several individual UART conditions can trigger an USIM interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an URX/UTX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and the USIM interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding UUSR register flags which will generate an USIM interrupt if its associated interrupt enable control bit in the UUCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual USIM UART mode interrupt sources.

The address detect condition, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt when an address detect condition occurs if its function is enabled by setting the UADDEN bit in the UUCR2 register. An URX/UTX pin wakeup, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt if the UART clock (f_H) source is switched off and the UWAKE and URIE bits in the UUCR2 register are set when a falling edge on the URX/UTX pin occurs. Note that in the event of an URX/UTX wake-up interrupt occurring, there will be a certain period of delay, commonly known as the System Start-up Time, for the oscillator to restart and stabilize before the system resumes normal operation.

Note that the UUSR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the USIM interrupt enable control bit in the interrupt control register of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.





UART Interrupt Structure

Address Detect Mode

Setting the Address Detect Mode bit, UADDEN, in the UUCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the URXIF flag. If the UADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the USIME and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if UBNO=1 or the 8th bit if UBNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the UADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the URXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit UPREN to zero.

UADDEN	9th bit if UBNO=1, 8th bit if UBNO=0	USIM Interrupt Generated				
0	0	\checkmark				
0	1	\checkmark				
1	0	×				
	1	\checkmark				

UADDEN Bit Function

UART Power Down and Wake-up

When the UART clock (f_H) is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock (f_H) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the UUSR, UUCR1, UUCR2, UUCR3, UTXR_RXR as well as the UBRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.



The UART function contains a receiver URX/UTX pin wake-up function, which is enabled or disabled by the UWAKE bit in the UUCR2 register. If this bit, along with the UART mode selection bit, UMD, the UART enable bit, UREN, the receiver enable bit, URXEN and the receiver interrupt bit, URIE, are all set when the UART clock (f_H) is off, then a falling edge on the URX/UTX pin will trigger an URX/UTX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the URX/UTX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the USIM interrupt enable bit, USIME, must be set. If the EMI and USIME bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the USIM interrupt will not be generated until after this time has elapsed.

LCD Driver

For large volume applications, which incorporate an LCD in their design, the use of a custom display rather than a more expensive character based display reduces costs significantly. However, the corresponding COM and SEG signals required, which vary in both amplitude and time, to drive such a custom display require many special considerations for proper LCD operation to occur.

This device contains an LCD Driver function, which with its internal LCD signal generating circuitry and various options will automatically generate these time and amplitude varying signals to provide a means of direct driving and easy interfacing to a range of custom LCDs.

Driver No.	Duty	Bias	Bias Type	Wave Type		
12×4	1/4	1/3	R or C type	A or B		
LOD Driver Output Celestian						

LCD Driver Output Selection


LCD Display Data Memory

An area of Data Memory is especially reserved for use for the LCD display data. This data area is known as the LCD Display Data Memory. Any data written here will be automatically read by the internal display driver circuits, which will in turn automatically generate the necessary LCD driving signals. Therefore any data written into this Memory will be immediately reflected into the actual display connected to the microcontroller.

This device provides an area of embedded data memory for the LCD display. This area is located at 00H to 0BH in Sector 4 of the Data Memory. The LCD display memory can be read and written by indirect addressing mode using MP1L/MP1H and MP2L/MP2H, or by direct addressing mode using the corresponding extended instructions. If using the indirect addressing to access the LCD Display Data Memory therefore requires first that Sector 4 is selected by writing a value of 04H to MP1H or MP2H. After this, the memory can then be accessed by using indirect addressing through the use of MP1L or MP2L. With Sector 4 selected, then using MP1L/MP2L to read or write to the memory area, from 00H, will result in operations to the LCD memory.

When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively.

The accompanying LCD Memory Map diagrams shows how the internal LCD Memory is mapped to the Segments and Commons of the display for the device. The unimplemented LCD RAM bits cannot be used as general purpose RAM for application. For example, if the LCD duty is selected as 1/4 duty (4COM), the COM b4~b7 will be read as 0 only.



LCD Clock Source

The LCD clock source is the internal clock signal, f_{SUB} , divided by 8 using an internal divider circuit. The f_{SUB} internal clock is supplied from the LIRC oscillator. For proper LCD operation, this arrangement is provided to generate an ideal LCD clock source frequency of 4kHz.

LCD Registers

There are two control registers, named as LCDC0 and LCDC1, in the Data Memory which are used to control the various setup features of the LCD Driver. Various bits in these registers control functions such as LCD wave type, bias type, supply power selection, total bias resistor selection together with the overall LCD enable and disable control.

The LCDEN bit in the LCDC0 register, which provides the overall LCD enable/disable function, will only be effective when the device is in the FAST, SLOW or IDLE Mode. If the device is in the SLEEP Mode, then the display will always be disabled. Bits, RSEL2~RSEL0, in the LCDC0 register select the internal total bias resistors to supply the LCD panel with the proper bias current. A choice to best match the LCD panel used in the application can be selected also to minimise bias current. The TYPE bit in the LCDC0 register is used to select whether Type A or Type B LCD waveform signals are used. The RCT bit in the same register is used to select whether R Type or C Type LCD bias is used. The LCDP1 and LCDP0 bits are used to select that the LCD supply power comes from either the external pin or internal power supply for C type bias application.

The PLCD3~PLCD0 bits in the LCDC1 register are used to select the V_A voltage for R type bias circuitry. The QCT2~QCT0 bits in the same register are used to determine the quick charging time period.

Register	Bit							
Name	7	6	5	4	3	2	1	0
LCDC0	TYPE	RCT	LCDP1	LCDP0	RSEL2	RSEL1	RSEL0	LCDEN
LCDC1	QCT2	QCT1	QCT0	—	PLCD3	PLCD2	PLCD1	PLCD0

LCD Control Register List



LCDC0 Register

Bit	7	6	5	4	3	2	1	0	
Name	TYPE	RCT	LCDP1	LCDP0	RSEL2	RSEL1	RSEL0	LCDEN	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	it 7 TYPE : LCD waveform type selection 0: Type A 1: Type B								
Bit 6	tit 6 RCT: LCD bias type selection 0: R type 1: C type								
Bit 5~4	Bit 5~4 LCDP1~LCDP0: C type bias LCD power source selection 00: From external pin PLCD, V1 or V2 01: From internal reference voltage V _{REFIN} supplied to VC 10: From internal voltage V _{DD} supplied to VB 11: From internal voltage V _{DD} supplied to VA The V _{REFIN} is an internal reference voltage with an approximate level of 1.04V.								
Bit 3~1	$\begin{array}{l} \textbf{RSEL2} \sim \textbf{RSEL0}: \mbox{ R type bias LCD total bias resistors } (R_T) \mbox{ selection} \\ 000: 1170 \mbox{ M} \\ 001: 225 \mbox{ M} \\ 010: 60 \mbox{ M} \\ 011: \mbox{ Quick charging mode} - \mbox{ switching between } 60 \mbox{ M} \mbox{ and } 1170 \mbox{ M} \\ 1xx: \mbox{ Quick charging mode} - \mbox{ switching between } 60 \mbox{ M} \mbox{ and } 225 \mbox{ M} \\ 1xx: \mbox{ Quick charging mode} - \mbox{ switching between } 60 \mbox{ M} \mbox{ and } 225 \mbox{ M} \\ 1xx: \mbox{ Quick charging mode} - \mbox{ switching between } 60 \mbox{ M} \mbox{ and } 225 \mbox{ M} \\ 1xx: \mbox{ Quick charging mode} - \mbox{ switching between } 60 \mbox{ M} \mbox{ and } 225 \mbox{ M} \\ 1xx: \mbox{ Quick charging mode} + \mbox{ LCD will provide more bias current with } 60 \mbox{ M} \mbox{ R}_T \mbox{ used at the beginning of each COMn phase as LCD display refreshes and then provide less bias current with } 1170 \mbox{ M} \mbox{ or } 225 \mbox{ M} \mbox{ R}_T \mbox{ used to reduce the bias current consumption in } \end{array}$								
Bit 0	 the remaining time duration in the same COMn phase. LCDEN: LCD Enable control 0: Disable 1: Enable In the FAST, SLOW or IDLE mode, the LCD on/off function can be controlled by this 								

In the FAST, SLOW or IDLE mode, the LCD on/off function can be controlled by this bit. However, in the SLEEP mode, the LCD function is always off.

LCDC1 Register

Bit	7	6	5	4	3	2	1	0
Name	QCT2	QCT1	QCT0	—	PLCD3	PLCD2	PLCD1	PLCD0
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	0	0	0		0	0	0	0

Bit 7~5 QCT2~QCT0: R type quick charging time selection

000: 1t _{sub}
001: 2t _{SUB}
010: 3t _{sub}
011: 4t _{sub}
100: 5t _{sub}
101: 6t _{sub}
110: 7t _{sub}
111: 8t _{SUB}
The t_{SUB} is the period of the LCD clock source $f_{\text{SUB}},$ i.e., $1/f_{\text{SUB}}.$

Bit 4

Unimplemented, read as "0"



LCD Voltage Source and Biasing

The time and amplitude varying signals generated by the LCD Driver function require the generation of several voltage levels for their operation. The device can have either R type or C type biasing selected via a software control bit RCT. Selecting the C type biasing will enable C type internal charge pump circuitry.


R Type Biasing

For R type biasing an external LCD voltage source must be supplied on pin PLCD to generate the internal biasing voltages. This could be the microcontroller power supply V_{DD} or some other voltage source equal to or less than V_{DD} . For the R type 1/3 bias scheme, four voltage levels V_{SS} , V_A , V_B and V_C are utilised. The voltage V_A which is selected by the PLCD3~PLCD0 bits in the LCDC1 register can be equal to a specific ratio of PLCD voltage, varying from 8/16 V_{PLCD} to V_{PLCD} . The voltage V_B is equal to $V_A \times 2/3$ while the voltage V_C is equal to $V_A \times 1/3$.

Different values of internal bias resistors can be selected using the RSEL2~RSEL0 bits in the LCDC0 register. This along with the voltage on pin PLCD will determine the bias current. The VMAX pin should be connected to the VDD pin since the available maximum voltage applied to the PLCD pin is equal to V_{DD} .

170





C Type Biasing

For C type biasing the LCD voltage source can be supplied on the external pin PLCD, V1 or V2 or can be derived from the internal power source to generate the required biasing voltages. The C type bias voltage source is selected using the LCDP1~LCDP0 bits in the LCDC0 register.

When the LCD voltage source is from the PLCD or V2 pin, the C type biasing scheme uses an internal charge pump circuit, which can generate voltages higher than what is supplied on PLCD or V2. This feature is useful in applications where the microcontroller supply voltage is less than the supply voltage required by the LCD. An additional charge pump capacitor must also be connected between pins C1 and C2 to generate the necessary voltage levels.


For C type 1/3 bias scheme and whether the LCD power is selected from external pin or internal voltage, four voltage levels V_{SS} , V_A , V_B and V_C are utilised. These bias voltages have different levels depending upon different LCD power supply schemes.

LCD Power	V _A Voltage	V _B Voltage	Vc Voltage	
	V _{IN} from V1 pin	VIN	2/3×V _{IN}	1/3×V _{IN}
External Power Supply	V _{IN} from PLCD pin	3/2×V _{IN}	VIN	1/2×V _{IN}
	V _{IN} from V2 pin	3×V _{IN}	2×V _{IN}	VIN
	V _A (V _A =V _{DD})	V _{DD}	2/3×V _{DD}	1/3×V _{DD}
Internal Power Supply	V _B (V _B =V _{DD})	3/2×V _{DD}	V _{DD}	1/2×V _{DD}
	V _C (V _C =V _{REFIN}) Note	V _{REFIN} ×3	V _{REFIN} ×2	VREFIN


Note: The V_{REFIN} voltage is from the device ingerated depletion circuit and has an approximate level of 1.04V.

C Type Bias Power Supply Scheme





Note: The pin VMAX must be connected to the maximum voltage to prevent from the pad leakage. C Type Bias External Power Supply Configuration – 1/3 Bias



Note: The pin VMAX must be connected to the maximum voltage to prevent from the pad leakage. C Type Bias Internal Power Supply Configuration – 1/3 Bias



The connection to the VMAX pin depends upon the LCD power supply scheme. The details are shown in the table. It is extremely important to ensure that these charge pump generated internal voltages do not exceed the maximum V_{DD} voltage of 5.5V.

Condition	VMAX Connection		
$V_{DD} > V_{PLCD} \times 1.5$	Connect VMAX to VDD		
Otherwise	Connect VMAX to V1		

C Type Bias VMAX Pin Connection

LCD Reset Status

The LCD has an internal reset function that is an OR function of the inverted LCDEN bit in the LCDC register and the SLEEP function. Clearing the LCDEN bit to zero will reset the LCD function. The LCD function will also be reset after the device enters the SLEEP mode even if the LCDEN bit is set to "1" to enable the LCD driver function.

When the LCDEN bit is set to "1" to enable the LCD driver and then an MCU reset occurs, the LCD driver will be reset and the COM and SEG output will be in a floating state during the MCU reset duration. The reset operation will take a time of $t_{RSTD}+t_{SST}$. Refer to the System Start Up Time Characteristics for t_{RSTD} and t_{SST} details.

MCU Reset	SLEEP Mode	LCDEN	LCD Reset	COM & SEG Voltage Level
No	Off	1	No	Normal Operation
No	Off	0	Yes	Low
No	On	х	Yes	Low
Yes	х	х	Yes	Floating

"x": Don't care

Note: The watchdog time-out reset in the IDLE or SLEEP Mode is excluded from the MCU Reset conditions.

LCD Reset Status


LCD Driver Output

The number of COM and SEG outputs supplied by the LCD driver, as well as its biasing and wave type selections, are dependent upon how the LCD control bits are programmed. The Bias Type, whether C or R type is also selected by a software control bit.


The nature of Liquid Crystal Displays requires that only AC voltages can be applied to their pixels as the application of DC voltages to LCD pixels may cause permanent damage. For this reason the relative contrast of an LCD display is controlled by the actual RMS voltage applied to each pixel, which is equal to the RMS value of the voltage on the COM pin minus the voltage applied to the SEG pin. This differential RMS voltage must be greater than the LCD saturation voltage for the pixel to be on and less than the threshold voltage for the pixel to be off.

The requirement to limit the DC voltage to zero and to control as many pixels as possible with a minimum number of connections requires that both a time and amplitude signal is generated and applied to the application LCD. These time and amplitude varying signals are automatically generated by the LCD driver circuits in the microcontroller. What is known as the duty determines the number of common lines used, which are also known as backplanes or COMs. The duty, which is to have a value of 1/4 and which equates to a COM number of 4, therefore defines the number of time divisions within each LCD signal frame. Two types of signal generation are also provided, known as Type A and Type B, the required type is selected via the TYPE bit in the LCDC0 register. Type B offers lower frequency signals, however, lower frequencies may introduce flickering and influence display clarity.









Rev. 1.00




Programming Considerations

Certain precautions must be taken when programming the LCD. One of these is to ensure that the LCD Memory is properly initialised after the microcontroller is powered on. Like the General Purpose Data Memory, the contents of the LCD Memory are in an unknown condition after power-on. As the contents of the LCD Memory will be mapped into the actual display, it is important to initialise this memory area into a known condition soon after applying power to obtain a proper display pattern.

Consideration must also be given to the capacitive load of the actual LCD used in the application. As the load presented to the microcontroller by LCD pixels can be generally modeled as mainly capacitive in nature, it is important that this is not excessive, a point that is particularly true in the case of the COM lines which may be connected to many LCD pixels. The accompanying diagram depicts the equivalent circuit of the LCD.


One additional consideration that must be taken into account is what happens when the microcontroller enters the IDLE or SLOW Mode. The LCDEN control bit in the LCDC0 register permits the display to be powered off to reduce power consumption. If this bit is zero, the driving signals to the display will cease, producing a blank display pattern but reducing any power consumption associated with the LCD.

After Power-on, note that as the LCDEN bit will be cleared to zero, the display function will be disabled.



Calendar

The Calendar has several registers to store the corresponding information with 8-bit data format. A 32768Hz crystal is required to provide the correct timing. In order to minimize the pin number, the Calendar use a serial I/O transmission method to interface with the MCU. Only three wires are required: (1) REST, (2) SCLK and (3) DIO. Data can be delivered 1 byte at a time or in a burst of up to 8 bytes.





The Calendar mainly contains the following internal elements: a data shift register array to store the clock/calendar data, command control logic, oscillator circuit and read timer clock. The clock is contained in eight read/write registers as shown below. Data contained in the clock register is in binary coded decimal format.

Two modes are available for transferring the data between the MCU and the Calendar. One is in single-byte mode and the other is in multiple-byte mode.

The Calendar also contains two additional bits, the clock halt bit (CH) and the write protect bit (WP). These bits control the operation of the oscillator and so data can be written to the register array. These two bits should first be specified in order to read from and write to the register array properly.

Command Byte

For each data transfer, a Command Byte is initiated to specify which register is accessed. This is to determine whether a read, write, or test cycle is operated and whether a single byte or burst mode transfer is to occur. Refer to the table shown below and follow the steps to write the data to the chip. First give a Command Byte of the Calendar, and then write a data in the register.

Eurotian Description	Command Byte									
Function Description	C7	C6	C5	C4	C3	C2	C1	C0		
Select Read or Write Cycle	_	_		_	—	_	_	R/W		
Specify the Register to be Accessed	_	_		_	A2	A1	A0	_		
Clock Halt Flag	С	_		_	—	_	_	_		
For Calendar module Test Only	1	0	0	1	х	х	х	1		
Select Single Byte or Burst Mode	1	0	1	1	1	1	1	х		

This table illustrates the correlation between Command Byte and their bits:

Note: "x" stands for don't care. . . .

1

.1

Register	Range Data			Reg	gister	Address	Bit	Command				
Name		D7	D6	D5	D4	D3	D2	D1	D0	A2~A0	R/W	Byte
Seconds	00~59	СН		10 SEC)	SEC			000	W R	10000000 10000001	
Minutes	00~59	0		10 MIN	I	MIN			001	W R	10000010 10000011	
Hours	01~12 00~23	12\ 24	0 0	AP 10	HR HR		HOUR			010	W R	10000100 10000101
Date	01~31	0	0	10 C	ATE	DATE			011	W R	10000110 10000111	
Month	01~12	0	0	0	10M		MONTH		100	W R	10001000 10001001	
Day	01~07	0	0	0	0		DAY			101	W R	10001010 10001011
Year	00~99		10 Y	EAR		YEAR			110	W R	10001100 10001101	
Write Protect	00~80	WP	ALWA			AYS ZERO			111	W R	10001110 10001111	

CH: Clock Halt bit

CH=0 oscillator enabled CH=1 oscillator disabled

WP: Write protect bit

WP=0 register data can be written in

WP=1 register data can not be written in



Bit 7 of Reg2: 12/24 mode flag bit 7=1, 12-hour mode bit 7=0, 24-hour mode

Bit 5 of Reg2: AM/PM mode defined AP=1 PM mode AP=0 AM mode

R/W Signal

The LSB of the Command Byte determines whether the data in the register be read or be written to.

When it is set as "0" means that a write cycle is to take place otherwise this chip will be set into the read mode.

A0~A2

A0 to A2 of the Command Byte is used to specify which registers are to be accessed. There are eight registers used to control the month data, etc., and each of these registers have to be set as a write cycle in the initial time.

Burst Mode

When the Command Byte is 10111110 (or 10111111), the Calendar is configured in burst mode. In this mode the eight clock/calendar registers can be written (or read) in series, starting with bit 0 of register address 0 (see the following Burst Mode Transfer timing diagram).

Test Mode

When the Command Byte is set as 1001xxx1, the Calendar is configured in test mode. The test mode is used by Holtek only for testing purposes. If used generally, unpredictable conditions may occur.

Write Protect Register

This register is used to prevent a write operation to any other register. Data can be written into the designated register only if the Write Protect signal (WP) is set to logic 0. The Write Protect Register should be set first before restarting the system or before writing the new data to the system, and it should set as logic 1 in the read cycle. The Write Protect bit cannot be written to in the burst mode.

Clock HALT Bit

D7 of the Seconds Register is defined as the Clock Halt Flag (CH).

When this bit is set to logic 1, the clock oscillator is stopped and the Calendar goes into a low-power standby mode. When this bit is written to logic 0, the clock will start.



12-hour/24-hour Mode

The D7 of the hour register is defined as the 12-hour or 24-hour mode select bit.

When this bit is in high level, the 12-hour mode is selected otherwise it's the 24-hour mode.

AM-PM Mode

These are two functions for the D5 of the hour register determined by the value D7 of the same register.

One is used in AM/PM selection on the 12-hour mode. When D5 is logic 1, it is PM, otherwise it's AM. The other is used to set the second 10-hour bit (20~23 hours) on the 24-hour mode.

Reset and Serial Clock Control

The REST pin is used to allow access data to the shift register like a toggle switch. When the REST pin is taken high, the built-in control logic is turned on and the address/command sequence can access the corresponding shift register. The REST pin is also used to terminate either single-byte or burst mode data format.

The input signal of SCLK is a sequence of a falling edge followed by a rising edge and it is used to synchronize the register data whether read or write. For data input, the data must be read after the rising edge of SCLK. The data on the DIO pin becomes output mode after the falling edge of the SCLK. All data transfer terminates if the REST pin is low and the DIO pin goes to a high impedance state.

Data Input and Data Out

In writing a data byte with the Calendar, the read/write should first set as R/W=0 in the Command Byte and follow with the corresponding data register on the rising edge of the next eight SCLK cycles. Additional SCLK cycles are ignored. Data inputs are entered starting with bit 0.

In reading a data on the register of the Calendar , R/W=1 should first be entered as input. The data bit outputs on the falling edge of the next eight SCLK cycles. Note that the first data bit to be transmitted on the first falling edge after the last bit of the read command byte is written. Additional SCLK cycles re-transmits the data bytes as long as \overline{REST} remains at high level. Data outputs are read starting with bit 0.


Crystal Selection

A 32768Hz crystal can be directly connected to the crystal X1 and X2 pins. In order to ensure that the desired frequency is achieved, it is recommended to use a crystal with a capacitance of 9.0pF. It is not recommended that additional load capacitors are connected to the X1 and X2 pins. Refer to the following table for the crystal specifications.


The following diagram shows the single and burst mode transfer:



Single Byte Transfer



Burst Mode Transfer



Crystal Specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit	
fo	Nominal Frequency	_	32.768	_	kHz	
ESR	Series Resistance	_	—	50	kΩ	
C∟	Load Capacitance	—	9.0	—	pF	

Note: 1. It is strongly recommended to use a crystal with a load capacitance of 9.0pF. Never use a crystal with a load capacitance of 12.5pF.


2. The oscillator selection can be optimized using a high quality resonator with a small ESR value. Refer to the crystal manufacturer for more details: www.microcrystal.com.

Operating Flowchart

To initiate any transfer of data, $\overline{\text{REST}}$ is taken high and an 8-bit command byte is first loaded into the control logic to provide the register address and command information. Following the command word, the clock/calendar data is serially transferred to or from the corresponding register. The $\overline{\text{REST}}$ pin must be taken low again after the transfer operation is completed. All data enter on the rising edge of SCLK and outputs on the falling edge of SCLK. In total, 16 clock pulses are needed for a single byte mode and 72 for burst mode. Both input and output data starts with bit 0.

In using the Calendar, set first the WP and CH to 0 and wait for about 3 seconds, the oscillator will generate the clocks for internal use. Then, choose either single mode or burst mode to input the data. The read or write operating flowcharts are shown on below.






Note: * In reading data byte from the Calendar register, the first data bit to be transmitted at the first falling edge after the last bit of the command byte is written.


Timing Diagrams

Read Data Transfer





Write Data Transfer



Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

LADC Kei	gister							
Bit	7	6	5	4	3	2	1	0
Name	_	—	LVDO	LVDEN	VBGEN	VLVD2	VLVD1	VLVD0
R/W	_	_	R	R/W	R/W	R/W	R/W	R/W
POR	_	<u> </u>						
Bit 7~6	Unimplemented, read as "0"							
Bit 5	0: No		tion Output e Detected etected	U				
Bit 4	LVDEN : Low Voltage Detector control 0: Disable 1: Enable							
		<i>,</i>		,	LVD funct inction is al		controlled	by this bi
Bit 3	VBGEN : Bandgap Buffer control 0: Disable 1: Enable							
			gap circuit i bit is set to		when the LV	/D or LVR	function is	enabled o


LVDC Register



Bit 2~0	VLVD2~VLVD0: Select LVD Reference Voltage
	000: 2.0V
	001: 2.2V
	010: 2.4V
	011: 2.7V
	100: 3.0V
	101: 3.3V
	110: 3.6V
	111: 4.0V

LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.0V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the V_{DD} voltage may rise and fall rather slowly, at the voltage nears that of V_{LVD} , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVD} after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if V_{DD} falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0 and INT1 pins, while the internal interrupts are generated by various internal functions such as the TMs, Time Base, USIM, LVD, EEPROM and the A/D converter, etc.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into two categories. The first is the INTCO~INTC3 registers which setup the primary interrupts, the second is the INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI		—
External Interrupt	INTnE	INTnF	n=0 ~ 1
USIM	USIME	USIMF	—
LVD	LVE	LVF	—
A/D Converter	ADE	ADF	—
EEPROM	DEE	DEF	—
Time Base	TBnE	TBnF	n=0 ~ 1
РТМ	PTMPE	PTMPF	
	PTMAE	PTMAF	_
STM	STMPE	STMPF	
31101	STMAE	STMAF	—

Interrupt Register Bit Naming Conventions

Register				В	it			
Name	7	6	5	4	3	2	1	0
INTEG	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
INTC0	—	USIMF	INT1F	INT0F	USIME	INT1E	INT0E	EMI
INTC1	TB0F	DEF	ADF	LVF	TB0E	DEE	ADE	LVE
INTC2	STMAF	STMPF	PTMAF	PTMPF	STMAE	STMPE	PTMAE	PTMPE
INTC3	—	_	—	TB1F	—	—	—	TB1E

Interrupt Register List



INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	_	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	—	—	—	R/W	R/W	R/W	R/W
POR	_	_	—	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

- Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin
 - 00: Disable
 - 01: Rising edge
 - 10: Falling edge
 - 11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges

INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	USIMF	INT1F	INT0F	USIME	INT1E	INT0E	EMI
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR		0	0	0	0	0	0	0
Bit 7	Unimple	emented, re	ad as "0"					
Bit 6	USIMF: USIM interrupt request flag 0: No request 1: Interrupt request							
Bit 5	INT1F: INT1 interrupt request flag 0: No request 1: Interrupt request							
Bit 4	INT0F: INT0 interrupt request flag 0: No request 1: Interrupt request							
Bit 3	USIME: USIM interrupt control 0: Disable 1: Enable							
Bit 2	INTIE : INT1 interrupt control 0: Disable 1: Enable							
Bit 1	INT0E : INT0 interrupt control 0: Disable 1: Enable							
Bit 0	1: Enable EMI: Global interrupt control 0: Disable 1: Enable							



INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	TB0F	DEF	ADF	LVF	TB0E	DEE	ADE	LVE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	0: No 1	ime Base 0 request rrupt reques) interrupt r	equest flag				
Bit 6	DEF : Da 0: No 1		M interrupt	t request fla	g			
Bit 5	0: No 1	D Converte equest rrupt reques	er interrupt st	request flag	5			
Bit 4	LVF: LVD interrupt request flag 0: No request 1: Interrupt request							
Bit 3	TB0E : T 0: Disa 1: Ena	ıble) interrupt c	control				
Bit 2	DEE : Da 0: Disa 1: Ena	ıble	M interrup	t control				
Bit 1	ADE : A 0: Disa 1: Ena	ıble	er interrupt	control				
Bit 0	LVE: LV 0: Disa	/D interrup	t control					

g

Bit	7	6	5	4	3	2	1	0
Name	STMAF	STMPF	PTMAF	PTMPF	STMAE	STMPE	PTMAE	PTMPE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	STMAF: STM Comparator A match interrupt request flag 0: No request 1: Interrupt request							
Bit 6	STMPF : STM Comparator P match interrupt request flag 0: No request 1: Interrupt request							
Bit 5	0: No 1	F: PTM Cor request rrupt reque	1	match inter	rupt reques	t flag		
Bit 4	PTMPF : PTM Comparator P match interrupt request flag 0: No request 1: Interrupt request							
Bit 3	STMAE: STM Comparator A match interrupt control 0: Disable 1: Enable							



Bit 2	STMPE : STM Comparator P match interrupt control 0: Disable 1: Enable
Bit 1	PTMAE : PTM Comparator A match interrupt control 0: Disable 1: Enable
Bit 0	PTMPE : PTM Comparator P match interrupt control 0: Disable 1: Enable

INTC3 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	TB1F		_	_	TB1E
R/W	—	—	—	R/W	—		—	R/W
POR	_	_		0			_	0

Bit 7~5 Unimplemented, rea	ad as "0"
----------------------------	-----------

Bit 4	TB1F: Time Base 1 interrupt request flag
	0: No request
	1: Interrupt request
Bit 3~1	Unimplemented, read as "0"
Bit 0	TB1E: Time Base 1 interrupt control
	0: Disable
	1: Enable

Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. All interrupt sources have their own individual vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack



is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



External Interrupts

The external interrupts are controlled by signal transitions on the pins INT0 and INT1. An external interrupt request will take place when the external interrupt request flag, INTnF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INTnE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt pins is selected by the corresponding pin-shared function selection bits. The pin must also be set as an input by setting the correct transition type appears on the external interrupt pin, a subroutine call



to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Universal Serial Interface Module Interrupt

The Universal Serial Interface Module Interrupt, also known as the USIM interrupt, will take place when the USIM Interrupt request flag, USIMF, is set. As the USIM interface can operate in three modes which are SPI mode, I²C mode and UART mode, the USIMF flag can be set by different conditions depending on the selected interface mode.

If the SPI or I²C mode is selected, the USIM interrupt can be triggered when a byte of data has been received or transmitted by the SPI/I²C interface, or an I²C slave address match occurs, or an I²C bus time-out occurs. If the UART mode is selected, several individual UART conditions including a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an URX/UTX pin wake-up, can generate a USIM interrupt with the USIMF flag bit set high.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, USIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Universal Serial Interface Interrupt flag, USIMF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Note that if the USIM interrupt is triggered by the UART interface, after the interrupt has been serviced, the UUSR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

LVD Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the LVF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

A/D Converter Interrupt

An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Interrupt vector, will take place. When the A/D Converter Interrupt is serviced, the A/D Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the DEF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

TM Interrupts


The Standard and Periodic Type TMs each have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags is set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI and the respective TM Interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant TM Interrupt vector location, will take place. When the TM interrupt is serviced, the TM interrupt flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signals in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. The clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.







PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	CLKSEL1	CLKSEL0
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	_	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	—	—	—	—	TB02	TB01	TB00
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	_	—	—	—	0	0	0

Bit 7 **TB0ON**: Time Base 0 Control

0:	Disable
1:	Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

 $\begin{array}{l} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 110:\ 2^{14}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \end{array}$

TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB1ON	—	—	—	—	TB12	TB11	TB10
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	—	_	—	—	0	0	0

Bit 7 **TB1ON**: Time Base 1 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 TB12~TB10: Select Time Base 1 Time-out Period

000: $2^8/f_{PSC}$
$001: 2^9/f_{PSC}$
$010: 2^{10}/f_{PSC}$
$011: 2^{11}/f_{PSC}$
100: $2^{12}/f_{PSC}$
$101: 2^{13}/f_{PSC}$
110: $2^{14}/f_{PSC}$
$111: 2^{15}/f_{PSC}$

^{00:} f_{sys}

^{01:} f_{SYS}/4 1x: f_{SUB}



Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.


Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

194



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	·		
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operation	on		·
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	ecrement		•
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move	1		
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operatior	1		
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch Oper	ation		1
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m]	Skip if Data Memory is not zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read C	Deration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneou	IS		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

ADD A.[m]Add Data Memory to ACC2Z. C., AC, OV, SCADDM A.[m]Add ACC to Data Memory2 ^{Nova} Z. C., AC, OV, SCADCM A.[m]Add Data Memory to ACC with Carry2Z. C., AC, OV, SCADCM A.[m]Subtract Data Memory from ACC2Z. C., AC, OV, SCSUB A.[m]Subtract Data Memory from ACC with result in Data Memory2 ^{Nova} Z. C., AC, OV, SC, CZSUBCA.[m]Subtract Data Memory from ACC with Carry2Z. C., AC, OV, SC, CZSBCM A.[m]Subtract Data Memory from ACC with Carry2Z. C., AC, OV, SC, CZSBCM A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{Nova} Z. C., AC, OV, SC, CZDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Nova} Z. C., AC, OV, SC, CZOR A.[m]Logical AND Data Memory to ACC2ZZOR A.[m]Logical AND ACC to Data Memory2 ^{Nova} ZZANDA.[m]Logical AND ACC to Data Memory2 ^{Nova} ZZCORM A.[m]Logical OR ACC to Data Memory2 ^{Nova} ZZCORM A.[m]Logical AND ACC to Data Memory2 ^{Nova} ZZCPL [m]Complement Data Memory with result in ACC2ZZCPL [m]Complement Data Memory with result in ACC2ZZDECA [m]Increment Data Memory right with result in ACC2ZZDECA [m]Rotate Data Memory right with result in ACC2ZZDECA [m]Rotate Data Memory right	Mnemonic	Description	Cycles	Flag Affected
ADDM A.[m]Add ACC to Data Memory21%Z, C, AC, OV, SCADC A.[m]Add Data Memory to ACC with Carry2Z, C, AC, OV, SCADCM A.[m]Add ACC to Data memory with Carry21%Z, C, AC, OV, SC, CZSUB A.[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, CZSUBM A.[m]Subtract Data Memory from ACC with carry2Z, C, AC, OV, SC, CZSBC A.[m]Subtract Data Memory from ACC with Carry result in Data Memory21%Z, C, AC, OV, SC, CZSBC MA.[m]Decimal adjust ACC for Addition with result in Data Memory21%Z, C, AC, OV, SC, CZLOAA [m]Logical AND Data Memory to ACC2ZZAND A.[m]Logical CR Data Memory to ACC2ZZAND A.[m]Logical CR Data Memory to ACC2ZZANDM A.[m]Logical AND ACC to Data Memory21%ZZANDM A.[m]Logical AND ACC to Data Memory21%ZZCPL Im]Complement Data Memory with result in ACC2ZZCPL Im]Complement Data Memory with result in ACC2ZZLINCA [m]Increment Data Memory with result in ACC2ZZLINCA [m]Rotate Data Memory right through Carry with result in ACC2CC </td <td>Arithmetic</td> <td></td> <td></td> <td></td>	Arithmetic			
ADC A.[m]Add Data Memory to ACC with Carry2ZC, AC, OV, SCADC A.[m]Add ACC to Data memory with Carry2 ^{boten} Z, C, AC, OV, SCZ, C, AC, OV, SCSUB A.[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, CZZ, C, AC, OV, SC, CZSBE A.[m]Subtract Data Memory from ACC with result in Data Memory2 ^{boten} Z, C, AC, OV, SC, CZSBE A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{boten} Z, C, AC, OV, SC, CZSBE A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{boten} Z, C, AC, OV, SC, CZDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 ^{boten} Z, C, AC, OV, SC, CZOgic Operation	LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
ADCM A.[m]Add ACC to Data memory with Carry2 ^{Note} Z, C, AC, OV, SCSUB A.[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, CZSBC A.[m]Subtract Data Memory from ACC with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CZSBC A.[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZSBC A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CZDA(m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CZ.ogic Operation.ZZZ.OR A.[m]Logical AND Data Memory to ACC2ZZ.OR A.[m]Logical OR Data Memory to ACC2ZZ.OR A.[m]Logical OR Data Memory to ACC2ZZ.ORM A.[m]Logical AND ACC to Data Memory2 ^{Note} ZZ.ORM A.[m]Logical XOR ACC to Data Memory2 ^{Note} ZZ.ORM A.[m]Logical XOR ACC to Data Memory2 ^{Note} ZZ.CPL [m]Complement Data Memory with result in ACC2ZZ.CPL [m]Complement Data Memory with result in ACC2ZZ.INCA [m]Increment Data Memory right with result in ACC2ZZ.INC [m]Increment Data Memory right through Carry2 ^{Note} ZZ.INCA [m]Decrement Data Memory right through Carry2 ^{Note} ZZ.INC [m]Rotate Data Memory right through Carry2 ^N	LADDM A,[m]	Add ACC to Data Memory	2 ^{Note}	Z, C, AC, OV, SC
SUB A [m] Subtract Data Memory from ACC 2 Z, C, AC, OV, SC, CZ SUBMA [m] Subtract Data Memory from ACC with result in Data Memory 2 Z, C, AC, OV, SC, CZ SBCMA [m] Subtract Data Memory from ACC with Carry 2 Z, C, AC, OV, SC, CZ SBCMA [m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Z, C, AC, OV, SC, CZ SBCMA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Z, C, AC, OV, SC, CZ Optic Operation 2 Z, C, AC, OV, SC, CZ Z Z AND A, [m] Logical AND Data Memory to ACC 2 Z Z XOR A, [m] Logical AND ACC to Data Memory 2 Z Z ANDM A, [m] Logical AND ACC to Data Memory 2 Z Z ANDM A, [m] Logical XOR ACC to Data Memory 2 Z Z CPL [m] Complement Data Memory with result in ACC 2 Z Z CPL A [m] Cocical Memory with result in ACC 2 Z Z INCA [m] Increment Data Memory with result in ACC 2 Z Z INCE [m] Increment Data Memory with re	LADC A,[m]	Add Data Memory to ACC with Carry	2	
SUB A.[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, CZSUBMA.[m]Subtract Data Memory from ACC with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CZSBC A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CZDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CZDAA [m]Logical AND Data Memory from ACC2ZZ.OR A.[m]Logical AND Data Memory to ACC2ZZ.OR A.[m]Logical AND Act Memory to ACC2ZZ.AND A.[m]Logical AND ACC to Data Memory2 ^{Note} ZZ.ORM A.[m]Logical CR ACC to Data Memory2 ^{Note} ZZ.ORM A.[m]Logical CR ACC to Data Memory2 ^{Note} ZZ.CPL [m]Complement Data Memory2 ^{Note} ZZ.CPL [m]Complement Data Memory with result in ACC2ZZ.CPLA [m]Increment Data Memory with result in ACC2ZZ.DEC [m]Decrement Data Memory with result in ACC2ZZ.DEC [m]Decrement Data Memory right with result in ACC2ZZ.DEC [m]Decrement Data Memory right with result in ACC2CC.DEC [m]Rotate Data Memory right with result in ACC2CC.RRA [m]Rotate Data Memory right with result in ACC2CC.RRC [m]Rotate Data Memory right through Carry with resul	LADCM A,[m]	Add ACC to Data memory with Carry	2 ^{Note}	Z, C, AC, OV, SC
SBC A.[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZSBC M.A[m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CZOperation2NOTA2NoteC-and A.[m]Logical AND Data Memory to ACC2ZCOR A.[m]Logical OR Data Memory to ACC2ZXOR A.[m]Logical AND Act Memory to ACC2ZXOR A.[m]Logical AND ACC to Data Memory2 ^{Note} ZAND A.[m]Logical AND ACC to Data Memory2 ^{Note} Z.CRM A.[m]Logical AND ACC to Data Memory2 ^{Note} Z.CPL [m]Complement Data Memory2 ^{Note} Z.CPL [m]Complement Data Memory2 ^{Note} Z.CPL [m]Complement Data Memory with result in ACC2Z.CPLA [m]Increment Data Memory with result in ACC2Z.DECA [m]Increment Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Rotate Data Memory right with result in ACC2None.RR [m]Rotate Data Memory right with result in ACC2CC.RRC [m]Rotate Data Memory right through Carry with result in ACC2CC.RRC [m]Rotate Data Memory right through Carry2 ^{Note} CC.RRC [m]Rotate Data Memory right through Carry with result in ACC2CC.RRC [m]Rotate Data Memory right through Carry with res	LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
SBC A.[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZSBC M.A[m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} Z, C, AC, OV, SC, CZOperation2NOTA2NoteC-and A.[m]Logical AND Data Memory to ACC2ZCOR A.[m]Logical OR Data Memory to ACC2ZXOR A.[m]Logical AND Act Memory to ACC2ZXOR A.[m]Logical AND ACC to Data Memory2 ^{Note} ZAND A.[m]Logical AND ACC to Data Memory2 ^{Note} Z.CRM A.[m]Logical AND ACC to Data Memory2 ^{Note} Z.CPL [m]Complement Data Memory2 ^{Note} Z.CPL [m]Complement Data Memory2 ^{Note} Z.CPL [m]Complement Data Memory with result in ACC2Z.CPLA [m]Increment Data Memory with result in ACC2Z.DECA [m]Increment Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Rotate Data Memory right with result in ACC2None.RR [m]Rotate Data Memory right with result in ACC2CC.RRC [m]Rotate Data Memory right through Carry with result in ACC2CC.RRC [m]Rotate Data Memory right through Carry2 ^{Note} CC.RRC [m]Rotate Data Memory right through Carry with result in ACC2CC.RRC [m]Rotate Data Memory right through Carry with res	LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
DAA [m]Decimal adjust ACC for Addition with result in Data Memory2 ^{Note} C.and Coperation.and ACC for Addition with result in Data Memory2 ^{Note} C.and A.[m]Logical AND Data Memory to ACC.2.Z.and A.[m]Logical QR Data Memory to ACC.2.Z.and A.[m]Logical XOR Data Memory to ACC.2.Z.and A.[m]Logical XOR Data Memory to ACC.2.Z.and A.[m]Logical AND ACC to Data Memory.2 ^{Note} .Z.and A.[m]Logical AND ACC to Data Memory.2 ^{Note} .Z.and A.[m]Logical XOR ACC to Data Memory.2 ^{Note} .Z.cPL [m]Complement Data Memory with result in ACC.2.Z.cPL [m]Complement Data Memory with result in ACC.2.Z.INCA [m]Increment Data Memory with result in ACC.2.Z.INCA [m]Increment Data Memory with result in ACC.2.Z.INCA [m]Decrement Data Memory with result in ACC.2.Z.DEC [m]Decrement Data Memory right with result in ACC.2.Z.DEC [m]Decrement Data Memory right with result in ACC.2.None.RRA [m]Rotate Data Memory right through Carry with result in ACC.2.C.RRA [m]Rotate Data Memory right through Carry.Note.C.RRA [m]Rotate Data Memory right through Carry.Note.C.RRA [m]Rotate Data Memory right through Carry with result in ACC.2.C.RLA [m]Rotate Data Memo	LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
Copic OperationAND A,[m]Logical AND Data Memory to ACC2Z.OR A,[m]Logical OR Data Memory to ACC2Z.XOR A,[m]Logical XOR Data Memory to ACC2Z.XOR A,[m]Logical XOR Data Memory to ACC2Z.AND M,[m]Logical AND ACC to Data Memory2 ^{Note} Z.ORM A,[m]Logical AND ACC to Data Memory2 ^{Note} Z.CORM A,[m]Logical XOR ACC to Data Memory2 ^{Note} Z.CORM A,[m]Logical XOR ACC to Data Memory2 ^{Note} Z.CPL [m]Complement Data Memory2 ^{Note} Z.CPLA [m]Complement Data Memory with result in ACC2Z.CPLA [m]Increment Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2C.RRA [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry2 ^{Note} C.RRC [m]Rotate Data Memory left with result in ACC2None.RRC [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Carry2 ^{Note} <td>LSBCM A,[m]</td> <td>Subtract Data Memory from ACC with Carry, result in Data Memory</td> <td>2^{Note}</td> <td>Z, C, AC, OV, SC, CZ</td>	LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
AND A.[m]Logical AND Data Memory to ACC2ZLOR A.[m]Logical OR Data Memory to ACC2ZXOR A.[m]Logical OR Data Memory to ACC2ZXOR A.[m]Logical AND ACC to Data Memory2 ^{Note} Z.ORM A.[m]Logical AND ACC to Data Memory2 ^{Note} Z.ORM A.[m]Logical OR ACC to Data Memory2 ^{Note} Z.ORM A.[m]Logical OR ACC to Data Memory2 ^{Note} Z.CPL [m]Complement Data Memory with result in ACC2Z.CPL [m]Complement Data Memory with result in ACC2Z.CPL [m]Increment Data Memory with result in ACC2Z.DECA [m]Increment Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory right with result in ACC2Z.DECA [m]Rotate Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2C.RRC [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory left through Carry with result in ACC2None.RLA [m]Rotate Data Memory leftC2None.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left2None.RLC [m]Ro	LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 ^{Note}	С
LORA.[m]Logical OR Data Memory to ACC2ZXOR A.[m]Logical XOR Data Memory to ACC2ZANDM A.[m]Logical AND ACC to Data Memory2NoteZ.ORM A.[m]Logical OR ACC to Data Memory2NoteZ.ORM A.[m]Logical OR ACC to Data Memory2NoteZ.CORL [m]Complement Data Memory2NoteZ.CPL A[m]Complement Data Memory with result in ACC2Z.CPLA [m]Complement Data Memory with result in ACC2Z.CPLA [m]Increment Data Memory with result in ACC2Z.DECA [m]Increment Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DEC [m]Decrement Data Memory with result in ACC2Z.DEC [m]Decrement Data Memory right with result in ACC2Z.DEC [m]Decrement Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2None.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRCA [m]Rotate Data Memory right through Carry with result in ACC2None.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Carry wi	Logic Operatio	'n		
XOR A.[m]Logical XOR Data Memory to ACC2ZANDM A.[m]Logical XOR Data Memory2NoteZ.ORM A.[m]Logical OR ACC to Data Memory2NoteZ.ORM A.[m]Logical XOR ACC to Data Memory2NoteZ.CPL [m]Complement Data Memory2NoteZ.CPLA [m]Complement Data Memory with result in ACC2Z.CPLA [m]Complement Data Memory with result in ACC2Z.CPLA [m]Increment Data Memory with result in ACC2Z.INC A [m]Increment Data Memory with result in ACC2Z.INC [m]Increment Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DEC [m]Decrement Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry2NoteC.RRCA [m]Rotate Data Memory left with result in ACC2None.RRCA [m]Rotate Data Memory left with result in ACC2None.RRCA [m]Rotate Data Memory left through Carry2NoteC.RRCA [m]Rotate Data Memory left through Carry2NoteC.RRCA [m]Rotate Data Memory left through Carry2NoteC.RLA [m]	LAND A,[m]	Logical AND Data Memory to ACC	2	Z
ANDM A.[m]Logical AND ACC to Data Memory2NoteZORM A.[m]Logical OR ACC to Data Memory2NoteZXORM A.[m]Logical XOR ACC to Data Memory2NoteZXORM A.[m]Complement Data Memory2NoteZ.CPL [m]Complement Data Memory with result in ACC2Z.CPLA [m]Increment Data Memory with result in ACC2Z.CPLA [m]Increment Data Memory with result in ACC2Z.INC [m]Increment Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DEC [m]Decrement Data Memory with result in ACC2Z.DEC [m]Decrement Data Memory with result in ACC2Z.DEC [m]Decrement Data Memory inght with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2C.RRC [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory left through Carry2NoteC.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Carry2NoteC.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Carry with result	LOR A,[m]	Logical OR Data Memory to ACC	2	Z
DRDA [m]Logical OR ACC to Data Memory2 NoteZZXORM A, [m]Logical XOR ACC to Data Memory2 NoteZLCPL [m]Complement Data Memory with result in ACC2ZCPLA [m]Complement Data Memory with result in ACC2ZINCA [m]Increment Data Memory with result in ACC2ZINC [m]Increment Data Memory with result in ACC2ZINC [m]Increment Data Memory with result in ACC2ZDEC [m]Decrement Data Memory with result in ACC2ZDEC [m]Decrement Data Memory with result in ACC2ZDEC [m]Decrement Data Memory with result in ACC2ZRotateRotate Data Memory right with result in ACC2NoneRRA [m]Rotate Data Memory right with result in ACC2NoneRRCA [m]Rotate Data Memory right2NoteNoneRRCA [m]Rotate Data Memory right through Carry with result in ACC2CRRCA [m]Rotate Data Memory right through Carry2NoteCRRCA [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLA [m]Rotate Data Memory left through Car	LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
ACREM (In)Logical XOR ACC to Data Memory2NoteZCCPL [m]Complement Data Memory2NoteZCCPLA [m]Complement Data Memory with result in ACC2ZINCA [m]Increment Data Memory with result in ACC2ZINC [m]Increment Data Memory with result in ACC2ZDECA [m]Decrement Data Memory with result in ACC2ZDECA [m]Decrement Data Memory with result in ACC2ZDECA [m]Decrement Data Memory with result in ACC2ZDEC [m]Decrement Data Memory right with result in ACC2ZRRA [m]Rotate Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry with result in ACC2None.RRC [m]Rotate Data Memory right through Carry with result in ACC2None.RLC [m]Rotate Data Memory right through Carry with result in ACC2None.RLC [m]Rotate Data Memory left with result in ACC2C.RLC [m]Rotate Data Memory left through Carry with result in ACC2C.RLC [m]Rotate Data Memory left through Carry with result in ACC2C.RLC [m]Rotate Data Memory left through Carry with result in ACC2C.RLC [m]Rotate Data Memory left through Carry2NoteC	LANDM A,[m]	Logical AND ACC to Data Memory	2 ^{Note}	Z
CPL [m]Complement Data Memory2NoteZ.CPLA [m]Complement Data Memory with result in ACC2Zncrement & DecrementINCA [m]Increment Data Memory with result in ACC2Z.INC [m]Increment Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DEC [m]Decrement Data Memory with result in ACC2Z.DEC [m]Decrement Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2None.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRCA [m]Rotate Data Memory right through Carry with result in ACC2None.RRCA [m]Rotate Data Memory right through Carry2NoteC.RRCA [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry2NoteC.RLCA [m]Rotate Data Memory left through Carry2NoteC.RLCA [m]Move Data Memory to ACC2None.MO	LORM A,[m]	Logical OR ACC to Data Memory	-	Z
CPLA [m] Complement Data Memory with result in ACC 2 Z ncrement & Decrement Increment Data Memory with result in ACC 2 Z INCA [m] Increment Data Memory with result in ACC 2 Z INC [m] Increment Data Memory with result in ACC 2 Z DEC [m] Decrement Data Memory with result in ACC 2 Z DEC [m] Decrement Data Memory with result in ACC 2 Z DEC [m] Decrement Data Memory with result in ACC 2 None RRA [m] Rotate Data Memory right with result in ACC 2 None RRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C RRCA [m] Rotate Data Memory right through Carry 2 ^{Note} C RRLA [m] Rotate Data Memory left with result in ACC 2 None RLA [m] Rotate Data Memory left with result in ACC 2 None RLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C RLCA [m] Rotate Data Memory left through Carry	LXORM A,[m]	Logical XOR ACC to Data Memory	2 ^{Note}	Z
ncrement & Decrement.INCA [m]Increment Data Memory with result in ACC2Z.INC [m]Increment Data Memory2NoteZ.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory with result in ACC2Z.DECA [m]Decrement Data Memory might with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2None.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left with result in ACC2C.RLC [m]Rotate Data Memory left through Carry with result in ACC2C.RLC [m]Rotate Data Memory left through Carry with result in ACC2C.RLC [m]Rotate Data Memory left through Carry2NoteC.DLC [m]Move Data Memory left through Carry2NoteC.MOV A.[m]Move Data Memory to ACC2None.MOV A.[m]Move ACC to Data Memory2NoteNone.GLR [m].iClear bit of Data Memory2NoteNone	LCPL [m]	Complement Data Memory	2 ^{Note}	Z
INCA [m]Increment Data Memory with result in ACC2ZINC [m]Increment Data Memory2NoteZDECA [m]Decrement Data Memory with result in ACC2ZDEC [m]Decrement Data Memory2NoteZRotate2NoteZXRRA [m]Rotate Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2None.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry2NoteC.RRC [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left with result in ACC2None.RLC [m]Rotate Data Memory left through Carry with result in ACC2C.RLC [m]Rotate Data Memory left through Carry with result in ACC2C.RLC [m]Rotate Data Memory left through Carry with result in ACC2C.RLC [m]Rotate Data Memory left through Carry2NoteC.RLC [m]Move Data Memory left through Carry2NoteC.MOV A.[m]Move Data Memory to ACC2None.MOV [m],AMove ACC to Data Memory2NoteNone.GLR [m].iClear bit of Data Memory2NoteNone	LCPLA [m]	Complement Data Memory with result in ACC	2	Z
INC [m]Increment Data Memory2NoteZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory2NoteZRotate2NoteZRotateRRA [m]Rotate Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right through Carry with result in ACC2C.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRCA [m]Rotate Data Memory right through Carry2NoteC.RRCA [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry2NoteC.RLCA [m]Rotate Data Memory left through Carry2NoteC.RLCA [m]Rotate Data Memory to ACC2None.MOV A, [m]Move ACC to Data Memory2NoteNone.BI Operation2NoteNone.CLR [m].iClear bit of Data Memory2NoteNone	Increment & De	ecrement		
DECA [m]Decrement Data Memory with result in ACC2ZDECA [m]Decrement Data Memory2 ^{Note} ZCotate2NoneRRA [m]Rotate Data Memory right with result in ACC2NoneRRR [m]Rotate Data Memory right through Carry with result in ACC2CRRCA [m]Rotate Data Memory right through Carry with result in ACC2CRRCA [m]Rotate Data Memory right through Carry with result in ACC2CRRC [m]Rotate Data Memory right through Carry2 ^{Note} CRRLA [m]Rotate Data Memory left with result in ACC2NoneRLA [m]Rotate Data Memory left with result in ACC2NoneRLCA [m]Rotate Data Memory left through Carry with result in ACC2CRLCA [m]Rotate Data Memory left through Carry with result in ACC2CRLCA [m]Rotate Data Memory left through Carry with result in ACC2CRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData Move2 ^{Note} CCData Move2CCMOV A, [m]Move Data Memory to ACC2NoneMOV [m],AMove ACC to Data Memory2 ^{Note} NoneBit Operation2NoneNone.CLR [m].iClear bit of Data Memory2 ^{Note} None	LINCA [m]	Increment Data Memory with result in ACC		Z
DEC [m]Decrement Data Memory2NoteZRotate.RRA [m]Rotate Data Memory right with result in ACC2None.RRA [m]Rotate Data Memory right with result in ACC2None.RRC [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry2NoteC.RRC [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left with result in ACC2None.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry2NoteC.RLCA [m]Rotate Data Memory left through Carry2NoteC.RLCA [m]Rotate Data Memory left through Carry2NoteC.RLC [m]Rotate Data Memory to ACC2None.MOV A,[m]Move Data Memory to ACC2None.MOV [m],AMove ACC to Data Memory2NoteNone.Bit Operation2NoteNone.CLR [m].iClear bit of Data Memory2NoteNone	LINC [m]	Increment Data Memory	2 ^{Note}	Z
Rotate Image: Construct Data Memory right with result in ACC 2 None RRA [m] Rotate Data Memory right with result in ACC 2 None RRR [m] Rotate Data Memory right through Carry with result in ACC 2 C RRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C RRC [m] Rotate Data Memory right through Carry 2 ^{Note} C RRC [m] Rotate Data Memory right through Carry 2 ^{Note} C RRLA [m] Rotate Data Memory left with result in ACC 2 None RLLA [m] Rotate Data Memory left with result in ACC 2 None RLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C RLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C RLCA [m] Rotate Data Memory left through Carry 2 ^{Note} C RLCA [m] Rotate Data Memory to ACC 2 None MOV A,[m] Move Data Memory to ACC 2 None MOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation CLR [m].i Clear bit of Data Memory <td>LDECA [m]</td> <td>Decrement Data Memory with result in ACC</td> <td>2</td> <td>Z</td>	LDECA [m]	Decrement Data Memory with result in ACC	2	Z
RRA [m]Rotate Data Memory right with result in ACC2None.RR [m]Rotate Data Memory right with result in ACC2None.RRCA [m]Rotate Data Memory right through Carry with result in ACC2C.RRC [m]Rotate Data Memory right through Carry2 ^{Note} C.RRC [m]Rotate Data Memory right through Carry2 ^{Note} C.RRC [m]Rotate Data Memory left with result in ACC2None.RLA [m]Rotate Data Memory left with result in ACC2None.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry2 ^{Note} C.RLC [m]Rotate Data Memory left through Carry2 ^{Note} C.RLC [m]Rotate Data Memory left through Carry2 ^{Note} C.RLC [m]Rotate Data Memory to ACC2None.MOV A,[m]Move Data Memory to ACC2None.MOV [m],AMove ACC to Data Memory2 ^{Note} None.Bit OperationCLR [m].iClear bit of Data Memory2 ^{Note} None	LDEC [m]	Decrement Data Memory	2 ^{Note}	Z
RR [m]Rotate Data Memory right2NoteNoneRRCA [m]Rotate Data Memory right through Carry with result in ACC2CRRC [m]Rotate Data Memory right through Carry2NoteCRRC [m]Rotate Data Memory right through Carry2NoteCRLA [m]Rotate Data Memory left with result in ACC2None.RL [m]Rotate Data Memory left2NoteNone.RL [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry with result in ACC2C.RLCA [m]Rotate Data Memory left through Carry2NoteC.RLC [m]Rotate Data Memory left through Carry2NoteC.RLC [m]Rotate Data Memory left through Carry2NoteC.RLC [m]Rotate Data Memory to ACC2None.MOV A, [m]Move Data Memory to ACC2None.MOV [m], AMove ACC to Data Memory2NoteNone.CLR [m].iClear bit of Data Memory2NoteNone	Rotate			
RRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C RRC [m] Rotate Data Memory right through Carry 2 ^{Note} C RRC [m] Rotate Data Memory left through Carry 2 ^{Note} C .RLA [m] Rotate Data Memory left with result in ACC 2 None .RL [m] Rotate Data Memory left 2 ^{Note} None .RLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C .RLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C .RLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C .RLC [m] Rotate Data Memory left through Carry 2 ^{Note} C .RLC [m] Rotate Data Memory left through Carry 2 ^{Note} C .RLC [m] Rotate Data Memory to ACC 2 None .MOV [m],A Move Data Memory to ACC 2 None .MOV [m],A Move ACC to Data Memory 2 ^{Note} None .MOV [m].i Clear bit of Data Memory 2 ^{Note} None	LRRA [m]	Rotate Data Memory right with result in ACC		None
RRC [m] Rotate Data Memory right through Carry 2 ^{Note} C RLA [m] Rotate Data Memory left with result in ACC 2 None .RL [m] Rotate Data Memory left with result in ACC 2 None .RL [m] Rotate Data Memory left 2 ^{Note} None .RLC [m] Rotate Data Memory left through Carry with result in ACC 2 C .RLC [m] Rotate Data Memory left through Carry with result in ACC 2 C .RLC [m] Rotate Data Memory left through Carry 2 ^{Note} C .RLC [m] Rotate Data Memory left through Carry 2 ^{Note} C .RLC [m] Rotate Data Memory left through Carry 2 ^{Note} C .MOV A,[m] Move Data Memory to ACC 2 None .MOV [m],A Move ACC to Data Memory 2 ^{Note} None .MOV [m],i Clear bit of Data Memory 2 ^{Note} None	LRR [m]	Rotate Data Memory right	2 ^{Note}	None
Instance Data Memory left with result in ACC 2 None Instance Data Memory left with result in ACC 2 None Instance Data Memory left 2 ^{Note} None Instance Data Memory left 2 ^{Note} None Instance Data Memory left 2 ^{Note} None Instance Data Memory left through Carry with result in ACC 2 C Instance Data Memory left through Carry 2 ^{Note} C Instance Data Memory left through Carry 2 ^{Note} C Data Move 2 None Instance Data Memory to ACC 2 ^{Note} None Instance Data Memory to ACC 2 ^{Note} None Instance Data Memory 2 ^{Note} None Instance Data Memory 2 ^{Note} None Instance Data Memory 2 ^{Note} None	LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
RL [m] Rotate Data Memory left 2 ^{Note} None .RLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C .RLC [m] Rotate Data Memory left through Carry with result in ACC 2 C .RLC [m] Rotate Data Memory left through Carry 2 ^{Note} C .RLC [m] Rotate Data Memory left through Carry 2 ^{Note} C .MOV A,[m] Move Data Memory to ACC 2 None .MOV [m],A Move ACC to Data Memory 2 ^{Note} None .Bit Operation	LRRC [m]	Rotate Data Memory right through Carry	2 ^{Note}	С
Instant [M] Relate Data Memory left through Carry with result in ACC 2 C Instant [M] Rotate Data Memory left through Carry with result in ACC 2 C Instant [M] Rotate Data Memory left through Carry with result in ACC 2 C Data Move 2 ^{Note} C MOV A,[m] Move Data Memory to ACC 2 None MOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation	LRLA [m]	Rotate Data Memory left with result in ACC	2	None
RLC [m] Rotate Data Memory left through Carry 2 ^{Note} C Data Move	LRL [m]	Rotate Data Memory left	2 ^{Note}	None
Data Move 2 None MOV A,[m] Move Data Memory to ACC 2 None MOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation	LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С
MOV A,[m] Move Data Memory to ACC 2 None MOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation	LRLC [m]	Rotate Data Memory left through Carry	2 ^{Note}	С
MOV [m],A Move ACC to Data Memory 2 ^{Note} None Bit Operation	Data Move			
Bit Operation 2 None JCLR [m].i Clear bit of Data Memory 2 ^{Note} None	LMOV A,[m]	Move Data Memory to ACC	2	None
CLR [m].i Clear bit of Data Memory 2 ^{Note} None	LMOV [m],A	Move ACC to Data Memory	2 ^{Note}	None
	Bit Operation			
SET Iml i Set bit of Data Memory 2 ^{Note} None	LCLR [m].i	Clear bit of Data Memory	2 ^{Note}	None
	LSET [m].i	Set bit of Data Memory	2 ^{Note}	None



Mnemonic	Description	Cycles	Flag Affected
Branch			
LSZ [m]	Skip if Data Memory is zero	2 ^{Note}	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 ^{Note}	None
LSNZ [m]	Skip if Data Memory is not zero	2 ^{Note}	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 ^{Note}	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 ^{Note}	None
LSIZ [m]	Skip if increment Data Memory is zero	2 ^{Note}	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 ^{Note}	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 ^{Note}	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 ^{Note}	None
Table Read			
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
Miscellaneous	3		
LCLR [m]	Clear Data Memory	2 ^{Note}	None
LSET [m]	Set Data Memory	2 ^{Note}	None
LSWAP [m]	Swap nibbles of Data Memory	2 ^{Note}	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C, SC
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
	The contents of the specified Data Memory and the Accumulator are added.
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC
Description Operation Affected flag(s) AND A,[m]	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Description Operation Affected flag(s) AND A,[m] Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z
Description Operation Affected flag(s) AND A,[m] Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s) AMD A,[m]	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	$[m] \leftarrow 00H$
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$.i $\leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
-	$TO \leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Description	Each bit of the specified Date Memory is logically complemented (1/2 complement). Dits which
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	
-	previously contained a 1 are changed to 0 and vice versa.
Operation	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$
Operation Affected flag(s)	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z
Operation Affected flag(s) CPLA [m]	 previously contained a 1 are changed to 0 and vice versa. [m] ← [m] Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in
Operation Affected flag(s) CPLA [m] Description	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation Affected flag(s) CPLA [m] Description Operation	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow \overline{[m]}$
Operation Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m] Description	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow \overline{[m]}$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m]	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow \overline{[m]}$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than



DEC [m] Description Operation Affected flag(s)	Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z
DECA [m] Description	Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation Affected flag(s)	$ACC \leftarrow [m] - 1$ Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ PDF \leftarrow 1
Affected flag(s)	TO, PDF
INC [m] Description	Increment Data Memory Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None

BA45F6748 CO/GAS Detector Flash MCU with LCD/LED Driver and Calendar



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
	Leciel OB Dete Menser to ACC
OR A,[m] Description	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise
-	logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR
-	operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter \leftarrow Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None



RLA [m] Description	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ $ACC.7 \leftarrow [m].0$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	C



RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	C
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBC A, x	Subtract immediate data from ACC with Carry
Description	The immediate data and the complement of the carry flag are subtracted from the
Description	Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] − 1 Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None



SET [m] Description Operation Affected flag(s)	Set Data Memory Each bit of the specified Data Memory is set to 1. [m] ← FFH None
SET [m].i Description Operation Affected flag(s)	Set bit of Data Memory Bit i of the specified Data Memory is set to 1. [m].i ← 1 None
SIZ [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] + 1 Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if Data Memory is not 0
Description	If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$.i $\neq 0$
Affected flag(s)	None
SNZ [m]	Skip if Data Memory is not 0
Description	If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m]≠ 0
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ



SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



BA45F6748 CO/GAS Detector Flash MCU with LCD/LED Driver and Calendar

TABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
ITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	TBLH \leftarrow program code (high byte)
Affected flag(s)	None
ITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	$[m] \leftarrow program code (low byte)$
	TBLH \leftarrow program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z
0()	



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LAND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LCLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
LCLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$.i $\leftarrow 0$
Affected flag(s)	None



LCPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow [m]$
Affected flag(s)	Z
LCPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
LDAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
LDEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
LDECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	
	Z
LINC [m]	
LINC [m] Description	Z Increment Data Memory Data in the specified Data Memory is incremented by 1.
	Increment Data Memory
Description	Increment Data Memory Data in the specified Data Memory is incremented by 1.
Description Operation Affected flag(s)	Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z
Description Operation	Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.
Description Operation Affected flag(s) LINCA [m] Description	Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Description Operation Affected flag(s) LINCA [m]	Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.



LMOV A,[m] Description Operation Affected flag(s)	Move Data Memory to ACC The contents of the specified Data Memory are copied to the Accumulator. ACC \leftarrow [m] None
LMOV [m],A Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None
LOR A,[m] Description Operation Affected flag(s)	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator. ACC ← ACC "OR" [m] Z
LORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation Affected flag(s)	$[m] \leftarrow ACC "OR" [m]$ Z
LRL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
LRLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
LRLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
LRLCA [m] Description	Rotate Data Memory left through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	$C \leftarrow [m]. $



LRR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
LRRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow [m].0
Affected flag(s)	None
LRRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0-6) [m].7 \leftarrow C C \leftarrow [m].0$
Affected flag(s)	C
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	C
LSBC A,[m] Description	Subtract Data Memory from ACC with Carry The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSBCM A,[m] Description	Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation Affected flag(s)	$[m] \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C, SC, CZ



LSDZ [m] Description	Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program
Operation	proceeds with the following instruction. $[m] \leftarrow [m] - 1$
Affected flag(s)	Skip if [m]=0 None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
LSET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
LSET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m]$.i $\leftarrow 1$
Affected flag(s)	None
Affected flag(s)	None Skip if increment Data Memory is 0
LSIZ [m]	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program
LSIZ [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$
LSIZ [m] Description Operation	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$
LSIZ [m] Description Operation Affected flag(s)	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None
LSIZ [m] Description Operation Affected flag(s) LSIZA [m]	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $ACC \leftarrow [m] + 1$
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s)	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. [m] \leftarrow [m] + 1 Skip if [m]=0 None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC \leftarrow [m] + 1 Skip if ACC=0 None
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s) LSNZ [m].i	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0 None Skip if Data Memory is not 0 If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s) LSNZ [m].i Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. [m] \leftarrow [m] + 1 Skip if [m]=0 None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC \leftarrow [m] + 1 Skip if Data Memory is not 0. None Skip if Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is skipped. As this requires the insertion of a dummy is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.



LSNZ [m]	Skip if Data Memory is not 0
Description	If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
LSUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0
Affected flag(s)	None
LSZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
LSZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None



LSZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
Affected hag(s)	None
LTABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	TBLH ← program code (high byte)
Affected flag(s)	None
LITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
*	TBLH \leftarrow program code (high byte)
Affected flag(s)	None
LITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
1 -	TBLH ← program code (high byte)
Affected flag(s)	None
Affected hag(s)	None
LXOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
LXORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
A	_	0.354 BSC	—	
В	_	0.276 BSC	—	
С	_	0.354 BSC	—	
D	_	0.276 BSC	_	
E	_	0.020 BSC	—	
F	0.007	0.009	0.011	
G	0.053	0.055	0.057	
Н	_	—	0.063	
I	0.002	—	0.006	
J	0.018	0.024	0.030	
K	0.004	_	0.008	
α	0°		7°	

Symbol	Dimensions in mm			
	Min.	Nom.	Max.	
A	—	9.000 BSC	_	
В	—	7.000 BSC	—	
С	—	9.000 BSC	—	
D	—	7.000 BSC	—	
E	—	0.500 BSC	—	
F	0.170	0.220	0.270	
G	1.350	1.400	1.450	
Н	—	—	1.600	
I	0.050	—	0.150	
J	0.450	0.600	0.750	
К	0.090	—	0.200	
α	0°	—	7°	

217

Copyright[©] 2020 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.