RENESAS

ICL7660 CMOS Voltage Converters

DATASHEET

FN3072 Rev. 8.00 Feb 13, 2020


The ICL7660 is a monolithic CMOS power supply circuit that offers unique performance advantages over previously available devices. The ICL7660 performs supply voltage conversions from positive to negative for an input range of +1.5V to +10.0V resulting in complementary output voltages of -1.5V to -10.0V. Only two noncritical external capacitors are needed for the charge pump and charge reservoir functions. The ICL7660 can also be connected to function as voltage doublers and can generate output voltages up to +18.6V with a +10V input.

Contained on the chip are a series DC supply regulator, RC oscillator, voltage level translator, and four output power MOS switches. A unique logic element senses the most negative voltage in the device and ensures that the output N-Channel switch source-substrate junctions are not forward biased. This assures latchup free operation.

The oscillator, when unloaded, oscillates at a nominal frequency of 10kHz for an input supply voltage of 5.0V. This frequency can be lowered by the addition of an external capacitor to the OSC terminal, or the oscillator may be overdriven by an external clock.

The LV terminal may be tied to GROUND to bypass the internal series regulator and improve low voltage (LV) operation. At medium to high voltages of +3.5V to +10.0V, the LV pin is left floating to prevent device latchup.

Pinouts



Features

- Simple Conversion of +5V Logic Supply to ±5V Supplies
- Simple Voltage Multiplication (V_{OUT} = (-) nV_{IN})
- Typical Open Circuit Voltage Conversion Efficiency 99.9%
- Typical Power Efficiency 98%
- Wide Operating Voltage Range of 1.5V to 10.0V
- Easy to Use Requires Only Two External Non-Critical Passive Components
- No External Diode Over Full Temperature and Voltage Range
- Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- On Board Negative Supply for Dynamic RAMs
- Localized µProcessor (8080 Type) Negative Supplies
- Inexpensive Negative Supplies
- Data Acquisition Systems

Related Literature

For a full list of related documents, visit our website:

ICL7660 device page



Ordering Information

PART NUMBER (<u>Note 3</u>)	PART TEMP. RANGE MARKING (°C)		PACKAGE	PKG. DWG. #
ICL7660CBA (No longer available, recommended replacement: ICL7660CBAZ, ICL7660CBAZ-T)	7660CBA	0 to 70	8 Ld SOIC (N)	M8.15
ICL7660CBAZ (<u>Note 1</u>)	7660CBAZ	0 to 70	8 Ld SOIC (N) (Pb-free)	M8.15
ICL7660CBAZA (<u>Note 1</u>)	7660CBAZ	0 to 70	8 Ld SOIC (N) (Pb-free)	M8.15
ICL7660CPA (No longer available, recommended replacement: ICL7660CPAZ)	7660CPA	0 to 70	8 Ld PDIP	E8.3
ICL7660CPAZ	7660CPAZ	0 to 70	8 Ld PDIP (Pb-free) (<u>Note 2</u>)	E8.3

NOTES:

1. Add "-T" suffix to part number for tape and reel packaging. See <u>TB347</u> for details about reel specifications.

2. Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

3. Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.



Absolute Maximum Ratings

Supply Voltage	+10.5V
LV and OSC Input Voltage	0.3V to (V+ +0.3V) for V+ < 5.5V
(<u>Note 6</u>) (V+	-5.5V) to (V+ +0.3V) for V+ > 5.5V
Current into LV (<u>Note 6</u>)	
Output Short Duration (VSUPPLY	≤ 5.5V) Continuous

Operating Conditions

Thermal Information

Thermal Resistance (Typical, <u>Note 4</u>)	θ_{JA} (°C/W)	θ _{JC} (°C/W)
PDIP Package (<u>Note 5</u>)	110	N/A
SOIC Package		N/A
Maximum Storage Temperature Range		5°C to 150°C
Pb-Free Reflow Profile (<u>Note 5</u>)		<u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTES:

4. θ_{IA} is measured with the component mounted on an evaluation PC board in free air.

5. Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

PARAMETER SYMBOL TEST CONDITIONS		TEST CONDITIONS	MIN	TYP	YP MAX	UNITS
Supply Current	+	R _L = ∞	-	170	500	μA
Supply Voltage Range - Lo	V _L +	MIN $\leq T_A \leq MAX$, R _L = 10k Ω , LV to GND	1.5	-	3.5	V
Supply Voltage Range - Hi	V _H +	MIN $\leq T_A \leq MAX$, R _L = 10k Ω , LV to Open	3.0	-	10.0	V
Output Source Resistance	R _{OUT}	I _{OUT} = 20mA, T _A = 25°C	-	55	100	Ω
		I_{OUT} = 20mA, 0°C ≤ T_A ≤ 70°C	-	-	120	Ω
		I_{OUT} = 20mA, -55°C ≤ T_A ≤ 125°C	-	-	150	Ω
		I_{OUT} = 20mA, -40°C ≤ T_A ≤ 85°C	-	-	-	Ω
		$V^+ = 2V$, $I_{OUT} = 3$ mA, LV to GND 0°C $\leq T_A \leq 70$ °C	-	-	300	Ω
		V+ = 2V, I_{OUT} = 3mA, LV to GND, -55°C ≤ T_A ≤ 125°C	-	-	400	Ω
Oscillator Frequency	fosc		-	10	-	kHz
Power Efficiency	P _{EF}	$R_L = 5k\Omega$	95	98	-	%
Voltage Conversion Efficiency	V _{OUT EF}	R _L = ∞	97	99.9	-	%
Oscillator Impedance	Z _{OSC}	V+ = 2V	-	1.0	-	MΩ
		V = 5V	-	100	-	kΩ


Electrical Specifications V+ = 5V, T_A = 25°C, C_{OSC} = 0, Test Circuit Note 7, Figure 11 on page 6 unless otherwise specified

NOTES:

6. Connecting any input terminal to voltages greater than V+ or less than GND may cause destructive latchup. It is recommended that no inputs from sources operating from external supplies be applied prior to "power up" of the ICL7660.

7. In the test circuit, there is no external capacitor applied to pin 7. However, when the device is plugged into a test socket, there is usually a very small but finite stray capacitance present, of the order of 5pF.

Functional Block Diagram



Typical Performance Curves (Test Circuit of Figure 11 on page 6)




FIGURE 1. OPERATING VOLTAGE AS A FUNCTION OF TEMPERATURE







FIGURE 2. OUTPUT SOURCE RESISTANCE AS A FUNCTION OF SUPPLY VOLTAGE


Typical Performance Curves (Test Circuit of Figure 11 on page 6) (Continued)
















FIGURE 4. POWER CONVERSION EFFICIENCY AS A FUNCTION OF OSC. FREQUENCY






FIGURE 6. UNLOADED OSCILLATOR FREQUENCY AS A FUNCTION OF TEMPERATURE









Typical Performance Curves (Te

(Test Circuit of Figure 11 on page 6) (Continued)



NOTE:

8. These curves include in the supply current that current fed directly into the load R_L from the V+ (See Figure 11). Thus, approximately half the supply current goes directly to the positive side of the load, and the other half, through the ICL7660, to the negative side of the load. Ideally, V_{OUT} ~ 2V_{IN}, I_S ~ 2I_L, so V_{IN} × I_S ~ V_{OUT} × I_L.



NOTE: For large values of C_{OSC} (>1000pF) the values of C_1 and C_2 should be increased to 100µF. FIGURE 11. ICL7660 TEST CIRCUIT

Detailed Description

The ICL7660 contains all the necessary circuitry to complete a negative voltage converter, with the exception of two external capacitors which may be inexpensive 10µF polarized electrolytic types. The mode of operation of the device may be best understood by considering Figure 12 on page 7, which shows an idealized negative voltage converter. Capacitor C₁ is charged to a voltage, V+, for the half cycle when switches S₁ and S₃ are closed. (**Note:** Switches S₂ and S₄ are open during this half cycle.) During the second half cycle of operation, switches S₂ and S₄ are closed, with S₁ and S₃ open, thereby shifting capacitor C₁ to C₂ such that the voltage on C₂. The ICL7660

approaches this ideal situation more closely than existing nonmechanical circuits.

In the ICL7660, the four switches of Figure 12 are MOS power switches; S₁ is a P-Channel device and S₂, S₃ and S₄ are N-Channel devices. The main difficulty with this approach is that in integrating the switches, the substrates of S₃ and S₄ must always remain reverse biased with respect to their sources, but not so much as to degrade their ON resistances. In addition, at circuit start-up, and under output short circuit conditions (V_{OUT} = V+), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this would result in high power losses and probable device latchup.



This problem is eliminated in the ICL7660 by a logic network that senses the output voltage (V_{OUT}) together with the level translators, and switches the substrates of S₃ and S₄ to the correct level to maintain necessary reverse bias.

The voltage regulator portion of the ICL7660 is an integral part of the anti-latchup circuitry, however its inherent voltage drop can degrade operation at low voltages. Therefore, to improve low voltage operation the LV pin should be connected to GROUND, disabling the regulator. For supply voltages greater than 3.5V the LV terminal must be left open to insure latchup proof operation, and prevent device damage.





FIGURE 12. IDEALIZED NEGATIVE VOLTAGE CONVERTER

Theoretical Power Efficiency Considerations

In theory a voltage converter can approach 100% efficiency if certain conditions are met.

- 1. The driver circuitry consumes minimal power.
- 2. The output switches have extremely low ON resistance and virtually no offset.
- 3. The impedances of the pump and reservoir capacitors are negligible at the pump frequency.



The ICL7660 approaches these conditions for negative voltage conversion if large values of C_1 and C_2 are used. ENERGY IS LOST ONLY IN THE TRANSFER OF CHARGE BETWEEN CAPACITORS IF A CHANGE IN VOLTAGE OCCURS. The energy lost is defined by:

$E = \frac{1}{2}C_1(V_1^2 - V_2^2)$

where V₁ and V₂ are the voltages on C₁ during the pump and transfer cycles. If the impedances of C₁ and C₂ are relatively high at the pump frequency (refer to Figure 12) compared to the value of R_L, there will be a substantial difference in the voltages V₁ and V₂. Therefore it is not only desirable to make C₂ as large as possible to eliminate output voltage ripple, but also to employ a correspondingly large value for C₁ in order to achieve maximum efficiency of operation.

Do's and Don'ts

- 1. Do not exceed maximum supply voltages.
- 2. Do not connect LV terminal to GROUND for supply voltages greater than 3.5V.
- 3. Do not short circuit the output to V+ supply for supply voltages above 5.5V for extended periods, however, transient conditions including start-up are okay.
- When using polarized capacitors, the + terminal of C₁ must be connected to pin 2 of the ICL7660, and the + terminal of C₂ must be connected to GROUND.
- 5. If the voltage supply driving the ICL7660 has a large source impedance $(25\Omega 30\Omega)$, then a 2.2µF capacitor from pin 8 to ground may be required to limit rate of rise of input voltage to less than 2V/µs.
- User should insure that the output (pin 5) does not go more positive than GND (pin 3). Device latch up will occur under these conditions. A 1N914 or similar diode placed in parallel with C₂ will prevent the device from latching up under these conditions. (Anode pin 5, Cathode pin 3).




FIGURE 13B. THEVENIN EQUIVALENT

FIGURE 13. SIMPLE NEGATIVE CONVERTER






FIGURE 16. CASCADING DEVICES FOR INCREASED OUTPUT VOLTAGE

Typical Applications

Simple Negative Voltage Converter

The majority of applications will undoubtedly utilize the ICL7660 for generation of negative supply voltages. Figure 13 on page 7 shows typical connections to provide a negative supply negative (GND) for supply voltages below 3.5V.

The output characteristics of the circuit in Figure 13A on page 7 can be approximated by an ideal voltage source in series with a resistance as shown in Figure 13B on page 7. The voltage source has a value of -V+. The output impedance (R_O) is a function of the ON resistance of the internal MOS switches (shown in Figure 12 on page 7), the switching frequency, the value of C_1 and C_2 , and the ESR (equivalent series resistance) of C_1 and C_2 . A good first order approximation for R_O is:

$$\begin{aligned} \mathsf{R}_{\mathsf{O}} &\cong 2(\mathsf{R}_{\mathsf{SW1}} + \mathsf{R}_{\mathsf{SW3}} + \mathsf{ESR}_{\mathsf{C1}}) + \\ & 2(\mathsf{R}_{\mathsf{SW2}} + \mathsf{R}_{\mathsf{SW4}} + \mathsf{ESR}_{\mathsf{C1}}) + \end{aligned}$$

$$R_{O} \cong 2(R_{SW1} + R_{SW3} + ESR_{C1}) + \frac{1}{(f_{PUMP})(C1)} + ESR_{C2}$$

$$(f_{PUMP} = \frac{f_{OSC}}{2}, R_{SWX} = MOSFET \text{ switch resistance})$$

Combining the four R_{SWX} terms as $\mathsf{R}_{SW},$ we see that:

$$\mathsf{R}_{\mathsf{O}} \cong 2(\mathsf{R}_{\mathsf{SW}}) + \frac{1}{(\mathsf{f}_{\mathsf{PUMP}})(\mathsf{C1})} + 4(\mathsf{ESR}_{\mathsf{C1}}) + \mathsf{ESR}_{\mathsf{C2}}$$

RSW, the total switch resistance, is a function of supply voltage and temperature (See the Output Source Resistance graphs), typically 23 Ω at 25°C and 5V. Careful selection of C₁ and C₂ will reduce the remaining terms, minimizing the output impedance. High value capacitors will reduce the 1/(f_{PUMP} • C₁) component, and low ESR capacitors will lower the ESR term. Increasing the oscillator frequency will reduce the 1/(f_{PUMP} • C₁) term, but may have the side effect of a net increase in output impedance when C₁ > 10µF and there is no longer enough time to fully charge the capacitors every cycle.



In a typical application where $f_{OSC} = 10$ kHz and C = C₁ = C₂ = 10µF:

$$R_0 \cong 2(23) + \frac{1}{(5 \cdot 10^3)(10^{-5})} + 4(ESR_{C1}) + ESR_{C2}$$

 $R_O \cong 46 + 20 + 5 \text{ (ESR}_C\text{)}$

Because the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high value could potentially swamp out a low 1/(f_PUMP • C_1) term, rendering an increase in switching frequency or filter capacitance ineffective. Typical electrolytic capacitors can have ESRs as high as 10 Ω .

$$R_{O} \cong 2(23) + \frac{1}{(5 \cdot 10^3)(10^{-5})} + 4(ESR_{C1}) + ESR_{C2}$$

$$R_{O/} \cong 46 + 20 + 5 (ESR_C)$$

Because the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high value could potentially swamp out a low $1/(f_{PUMP} \cdot C_1)$ term, rendering an increase in switching frequency or filter capacitance ineffective. Typical electrolytic capacitors can have ESRs as high as 10Ω .

Output Ripple

ESR also affects the ripple voltage seen at the output. The total ripple is determined by 2 voltages, A and B, as shown in Figure 14 on page 8. Segment A is the voltage drop across the ESR of C₂ at the instant it goes from being charged by C₁ (current flow into C₂) to being discharged through the load (current flowing out of C₂). The magnitude of this current change is 2• I_{OUT}, hence the total drop is 2 • I_{OUT} • ESR_{C2}V. Segment B is the voltage change across C₂ during time t₂, the half of the cycle when C₂ supplies current to the load. The drop at B is I_{OUT} • t2/C₂V. The peak-to-peak ripple voltage is the sum of these voltage drops:

$$V_{\text{RIPPLE}} \qquad \boxed{\frac{1}{2 (f_{\text{PUMP}}) (\text{C2})} + 2 (\text{ESR}_{\text{C2}})} \qquad \boxed{I_{\text{OUT}}}$$

Again, a low ESR capacitor resets in a higher performance output.

Paralleling Devices

Any number of ICL7660 voltage converters can be paralleled to reduce output resistance. The reservoir capacitor, C_2 , serves all devices while each device requires its own pump capacitor, C_1 . The resultant output resistance would be approximately:

$$R_{OUT} = \frac{R_{OUT} \text{ (of ICL7660)}}{n \text{ (number of devices)}}$$


Cascading Devices

The ICL7660 can be cascaded as shown to produce larger negative multiplication of the initial supply voltage. However, due to the finite efficiency of each device, the practical limit is 10 devices for light loads. The output voltage is defined by:

where n is an integer representing the number of devices cascaded. The resulting output resistance would be approximately the weighted sum of the individual ICL7660 R_{OUT} values.

Changing the ICL7660 Oscillator Frequency

It can be required in some applications (due to noise or other considerations) to increase the oscillator frequency. This is achieved by overdriving the oscillator from an external clock, as shown in Figure 17. In order to prevent possible device latchup, a 1k Ω resistor must be used in series with the clock output. In a situation where the designer has generated the external clock frequency using TTL logic, the addition of a 10k Ω pullup resistor to V+ supply is required. **Note:** The pump frequency with external clocking, as with internal clocking, will be 1/2 of the clock frequency. Output transitions occur on the positive-going edge of the clock





It is also possible to increase the conversion efficiency of the ICL7660 at low load levels by lowering the oscillator frequency. This reduces the switching losses, and is shown in Figure 18 on page 10. However, lowering the oscillator frequency will cause an undesirable increase in the impedance of the pump (C₁) and reservoir (C₂) capacitors; this is overcome by increasing the values of C₁ and C₂ by the same factor that the frequency has been reduced. For example, the addition of a 100pF capacitor between pin 7 (OSC) and V+ will lower the oscillator frequency to 1kHz from its nominal frequency of 10kHz (a multiple of 10), and thereby necessitate a corresponding increase in the value of C₁ and C₂ (from 10µF to 100µF).






FIGURE 18. LOWERING OSCILLATOR FREQUENCY

Positive Voltage Doubling

The ICL7660 can be employed to achieve positive voltage doubling using the circuit shown in Figure 19. In this application, the pump inverter switches of the ICL7660 are used to charge C_1 to a voltage level of V+ -V_F (where V+ is the supply voltage and V_F is the forward voltage drop of diode D₁). On the transfer cycle, the voltage on C₁ plus the supply voltage (V+) is applied through diode D₂ to capacitor C₂. The voltage thus created on C₂ becomes (2V+) - (2VF) or twice the supply voltage minus the combined forward voltage drops of diodes D₁ and D₂.

The source impedance of the output (V_{OUT}) will depend on the output current, but for V+ = 5V and an output current of 10mA it will be approximately 60Ω .




FIGURE 19. POSITIVE VOLT DOUBLER

Combined Negative Voltage Conversion and Positive Supply Doubling

Figure 20 combines the functions shown in Figure 13 on page 7 and Figure 19 to provide negative voltage conversion and positive voltage doubling simultaneously. This approach would be, for example, suitable for generating +9V and -5V from an existing +5V supply. In this instance capacitors C₁ and C₃ perform the pump and reservoir functions respectively for the generation of the negative voltage, while capacitors C₂ and C₄ are pump and reservoir respectively for the doubled positive voltage. There is a penalty in this configuration which combines both functions, however, in that the source impedances of the generated supplies will be somewhat higher due to the finite impedance of the common charge pump driver at pin 2 of the device.




FIGURE 20. COMBINED NEGATIVE VOLTAGE CONVERTER AND POSITIVE DOUBLER

Voltage Splitting

The bidirectional characteristics can also be used to split a higher supply in half, as shown in Figure 21. The combined load will be evenly shared between the two sides. Because the switches share the load in parallel, the output impedance is much lower than in the standard circuits, and higher currents can be drawn from the device. By using this circuit, and then the circuit of Figure 16 on page 8, +15V can be converted (via +7.5, and -7.5) to a nominal -15V, although with rather high series output resistance (~250 Ω).




FIGURE 21. SPLITTING A SUPPLY IN HALF

Regulated Negative Voltage Supply

In some cases, the output impedance of the ICL7660 can be a problem, particularly if the load current varies substantially. The circuit of Figure 22 on page 11 can be used to overcome this by controlling the input voltage, using an ICL7611 low-power CMOS op amp, in such a way as to maintain a nearly constant output voltage. Direct feedback is inadvisable, since the output of the ICL7660 does not respond instantaneously to change in input, but only after the switching delay. The circuit shown supplies enough delay to accommodate the ICL7660, while maintaining adequate feedback. An increase in pump and storage capacitors is desirable, and the values shown provides an output impedance of less than 5 Ω to a load of 10mA.

Other Applications

Further information on the operation and use of the ICL7660 see the $\underline{ICL7660}$ device page.





FIGURE 22. REGULATING THE OUTPUT VOLTAGE



Revision History

Rev.	Date	Description
8.00	Feb 13, 2020	Removed ICL7660A from datasheet. This has been added to the ICL7660S datasheet. Updated Ordering Information table - Removed ICL7660A parts and stamped CBA and CPA parts "No longer available" with recommended replacement. Added Related Literature Added Revision History Updated Disclaimer.



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/