Feature

- Operating voltage: 2.4V~5.5V
- Internal 32kHz RC oscillator
- Bias: 1/3 or 1/4; Duty: 1/4 or 1/8
- Internal LCD bias generation with voltagefollower buffers
- I²C interface
- Two selectable LCD frame frequencies: 80Hz or 160Hz
- Up to 16×8 bits RAM for display data storage
- Display patterns:
 - − 20×4 patterns: 20 segments and 4 commons
 - 16×8 patterns: 16 segments and 8 commons
- Versatile blinking modes
- R/W address auto increment
- Internal 16-step voltage adjustment to adjust LCD operating voltage
- Low power consumption
- Provides V_{LCD} pin to adjust LCD operating voltage
- Manufactured in silicon gate CMOS process
- Package Type: 20/24/28-pin SOP, 16 NSOP and Chip.

Applications

- Electronic meter
- Water meter
- Gas meter
- · Heat energy meter
- Household appliance
- Games
- Telephone
- Consumer electronics


General Description

The HT16C21 device is a memory mapping and multi-function LCD controller/driver. The display segments of the device are 80 patterns (20 segments and 4 commons) or 128 patterns (16 segments and 8 commons). The software configuration feature of the HT16C21 device makes it suitable for multiple LCD applications including LCD modules and display subsystems. The HT16C21 device communicates with most microprocessors/microcontrollers via a two-line bidirectional I²C interface.

Rev. 1.10 1 November 25, 2015




Block Diagram






Pin Assignment



Rev. 1.10 3 November 25, 2015



Pad assignment for COB



Chip size: 1200 × 1846µm²

Note: 1. The IC substrate should be connected to V_{SS} in the PCB layout artwork.

- 2. VDD (Pad29) and VCCA2 (Pad28) must be bonded together.
- 3. VLCD (Pad27) and SEG19 (Pad26) must be bonded together.

Pad Coordinates for COB

Unit: µm

No	Name	Х	Υ	No	Name	Х	Υ
1	VSS	-423.6	819.9	17	SEG10	426.1	-825
2	N.C.	-251.74	351.435	18	SEG11	502	279.599
3	COM0	-502	134.752	19	SEG12	502	364.599
4	COM1	-502	49.752	20	SEG13	502	449.599
5	COM2	-502	-35.248	21	SEG14	502	534.599
6	COM3	-502	-120.248	22	SEG15	426.4	819.9
7	COM4/SEG0	-426.4	-825	23	SEG16	341.4	819.9
8	COM5/SEG1	-341.4	-825	24	SEG17	256.4	819.9
9	COM6/SEG2	-256.4	-825	25	SEG18	171.4	819.9
10	COM7/SEG3	-171.4	-825	26	SEG19	86.4	819.9
11	SEG4	-83.9	-825	27	VLCD	1.4	819.9
12	SEG5	1.1	-825	28	VCCA2	-83.6	819.9
13	SEG6	86.1	-825	29	VDD	-168.6	819.9
14	SEG7	171.1	-825	30	SDA	-253.6	819.9
15	SEG8	256.1	-825	31	SCL	-338.6	819.9
16	SEG9	341.1	-825				


Rev. 1.10 4 November 25, 2015



Pin Description

Pin Name	Type	Description
SDA	I/O	Serial data input/output for I ² C interface
SCL	I	Serial clock input for I ² C interface
VDD	_	Positive power supply.
VSS	_	Negative power supply, ground.
VLCD	_	 One external resistor is connected between the VLCD pin and the VDD pin to determine the bias voltage for the package with a VLCD pin. Internal voltage adjustment function is disabled. Internal voltage adjustment function can be used to adjust the V_{LCD} voltage. If the VLCD pin is used as voltage detection pin, an external power supply should not be applied to the VLCD pin. An external MCU can detect the voltage of the VLCD pin and program the internal voltage adjustment for the packages with a VLCD pin.
COM0~COM3	0	LCD common outputs.
COM4/SEG0~COM7/SEG3	0	LCD common/segment multiplexed driver outputs
SEG4~SEG19	0	LCD segment outputs.

Approximate Internal Connections



Absolute Maximum Ratings

Supply voltage	V_{SS} =0.3V to V_{SS} +6.5V
Input voltage	V_{SS} =0.3V to V_{DD} +0.3V
Storage temperature	-55°C to +150°C
Operating temperature	-40°C to +85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.10 5 November 25, 2015



D.C. Characteristics

 V_{SS} = 0V; V_{DD} = 2.4 to 5.5V; Ta =-40~85°C

Council al	Davamatan		Test Condition	Min	T	Mary	11
Symbol	Parameter	V _{DD}	Condition	Min.	Тур.	5.5 VDD 27 40 5 10 1 2 VDD 0.3VDD 1 — — — — — — — — — — — — — — — — — —	Unit
V _{DD}	Operating Voltage	_	_	2.4	_	5.5	V
V _{LCD}	Operating Voltage	_	_	_	_	V _{DD}	V
I	Operating Current	3V	No load, V _{LCD} =V _{DD} , 1/3bias, f _{LCD} =80Hz, LCD display on,	_	18	27	μΑ
I _{DD}	Operating Current	5V	internal system oscillator on, DA0~DA3 are set to "0000"	_	25	40	μΑ
I _{DD1}	Operating Current	3V	No load, V _{LCD} =V _{DD} , 1/3bias f _{LCD} =80Hz, LCD display off,	_	2	5	μΑ
IDD1	Operating Current	5V	internal system oscillator on, DA0~DA3 are set to "0000"	_	4	10	μΑ
1	Standby Current	3V No load, V _{LCD} =V _{DD} ,		_	_	1	μΑ
I _{STB}	Standby Current	5V	LCD display off, internal system oscillator off	_	_	2	μA
V _{IH}	Input High Voltage	_	SDA ,SCL	0.7V _{DD}	_	V _{DD}	V
VIL	Input Low Voltage	_	SDA, SCL	0	_	0.3V _{DD}	V
I _{IL}	Input Leakage Current	_	V _{IN} = V _{SS} or V _{DD}	-1	_	1	μΑ
	Low Lovel Output Current	3V	V _{OL} =0.4V	3	_	_	mA
loL	Low Level Output Current	5V	SDA	6	_	_	mA
	LOD COM Circle Command	3V	V _{LCD} =3V, V _{OL} =0.3V	250	400	_	μΑ
I _{OL1}	LCD COM Sink Current	5V	V _{LCD} =5V, V _{OL} =0.5V	500	800	_	μΑ
	LOD 00M 0	3V	V _{LCD} =3V, V _{OH} =2.7V	-140	-230	_	μΑ
Іон1	LCD COM Source Current	5V	V _{LCD} =5V, V _{OH} =4.5V	-300	-500	_	μΑ
	LCD SEG Sink Current	3V	V _{LCD} =3V, V _{OL} =0.3V	250	400	_	μA
I _{OL2}	LCD SEG SINK CUITENT	5V	V _{LCD} =5V, V _{OL} =0.5V	500	800	_	μΑ
	LCD CCC Courses Current	3V	V _{LCD} =3V, V _{OH} =2.7V	-140	-230	_	μA
I _{OH2}	LCD SEG Source Current	5V	V _{LCD} =5V, V _{OH} =4.5V	-300	-500	_	μΑ

Rev. 1.10 6 November 25, 2015



A.C. Characteristics

 $V_{SS} = 0V$; $V_{DD} = 2.4$ to 5.5V; $Ta = -40 \sim 85$ °C

Councile of	Damamatan		Test Condition	Min	Torre	Mari	11
Symbol	Parameter	V _{DD}	Condition	Min.	Тур.	Max.	Unit
f _{LCD1}	LCD Frame Frequency	4V	1/4duty, Ta =25°C	72	80	88	Hz
f _{LCD2}	LCD Frame Frequency	4V	1/4duty, Ta =25°C	144	160	176	Hz
f _{LCD3}	LCD Frame Frequency	4V	1/4duty, Ta=- 40 to +85°C	52	80	124	Hz
f _{LCD4}	LCD Frame Frequency	4V	1/4duty, Ta=-40 to +85°C	104	160	248	Hz
toff	V _{DD} Off Times	_	V _{DD} drop down to 0V	20	_	_	ms
t _{SR}	V _{DD} Slew Rate	_	_	0.05	_	_	V/ms

- Note: 1. If the conditions of Power on Reset timing are not satisfied during the power ON/OFF sequence, the internal Power on Reset (POR) circuit will not operate normally.
 - 2. If the V_{DD} voltage drops below the minimum voltage of operating voltage spec. during operating, the Power on Reset timing conditions must also be satisfied. That is, the V_{DD} voltage must drop to 0V and remain at 0V for 20ms (min.) before rising to the normal operating voltage.

A.C. Characteristics - I²C Interface

Comple al	Downwoodow	Condition	V _{DD} =2.4\	/ to 5.5V	V _{DD} =3.0\	/ to 5.5V	11
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Unit
f _{SCL}	Clock Frequency	_	_	100	_	400	kHz
t _{BUF}	Bus Free Time	Time in which the bus must be free before a new transmission can start	4.7	_	1.3	_	μs
t _{HD: STA}	Start Condition Hold Time	After this period, the first clock pulse is generated	4	_	0.6	_	μs
t _{LOW}	SCL Low Time	_	4.7	_	1.3	_	μs
t _{HIGH}	SCL High Time	_	4	_	0.6	_	μs
tsu: sta	Start Condition Setup Time	Only relevant for repeated START condition	4.7	_	0.6	_	μs
t _{HD: DAT}	Data Hold Time	_	0	_	0	_	ns
tsu: DAT	Data Setup Time	_	250	_	100	_	ns
t _R	SDA and SCL Rise Time	Note	_	1	_	0.3	μs
t⊧	SDA and SCL Fall Time	Note	_	0.3		0.3	μs
t _{su: sto}	Stop Condition Set-up Time	_	4	_	0.6	_	μs
t _{AA}	Output Valid from Clock	_	_	3.5	_	0.9	μs
t _{SP}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	100	_	50	ns


Note: These parameters are periodically sampled but not 100% tested.

Rev. 1.10 7 November 25, 2015




Timing Diagrams

I²C Timing



Reset Timing



Rev. 1.10 8 November 25, 2015



Functional Description

Power-On Reset

When the power is applied, the device is initialized by an internal power-on reset circuit. The status of the internal circuits after initialization is as follows:

- ullet All common/segment outputs are set to V_{LCD} .
- The drive mode 1/4 duty output and 1/3 bias is selected.
- The System Oscillator and the LCD bias generator are off state.
- LCD Display is off state.
- Internal voltage adjustment function is enabled.
- The Segment / VLCD shared pin is set as the Segment pin.
- Detection switch for the VLCD pin is disabled.
- Frame Frequency is set to 80Hz.
- Blinking function is switched off.

Data transfers on the I²C interface should be avoided for 1 ms following power-on to allow completion of the reset action.

Display Memory - RAM Structure

The display RAM is static 16×8-bits RAM which stores the LCD data. Logic "1" in the RAM bit-map indicates the "on" state of the corresponding LCD segment; similarly, logic 0 indicates the 'off' state.

The contents of the RAM data are directly mapped to the LCD data. The first RAM column corresponds to the segments operated with respect to COM0. In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with COM1, COM2 and COM3 respectively. The following is a mapping from the RAM data to the LCD pattern:

Output	сомз	COM2	COM1	СОМО	Output	сомз	COM2	COM1	СОМО	Address
SEG1					SEG0					00H
SEG3					SEG2					01H
SEG5					SEG4					02H
SEG7					SEG6					03H
SEG9					SEG8					04H
SEG11					SEG10					05H
SEG13					SEG12					06H
SEG15					SEG14					07H
SEG17					SEG16					08H
SEG19					SEG18					09H
	D7	D6	D5	D4		D3	D2	D1	D0	Data


RAM mapping of 20×4 display mode

Rev. 1.10 9 November 25, 2015



Output	COM7/ SEG3	COM6/ SEG2	COM5/ SEG1	COM4/ SEG0	сомз	COM2	COM1	СОМО	address
SEG4									00H
SEG5									01H
SEG6									02H
SEG7									03H
SEG8									04H
SEG9									05H
SEG10									06H
SEG11									07H
SEG12									08H
SEG13									09H
SEG14									0AH
SEG15									0BH
SEG16									0CH
SEG17									0DH
SEG18									0EH
SEG19									0FH
	D7	D6	D5	D4	D3	D2	D1	D0	Data

RAM mapping of 16×8 display mode



Display data transfer format for I²C interface

System Oscillator

The timing for the internal logic and the LCD drive signals are generated by an internal oscillator. The System Clock frequency (f_{SYS}) determines the LCD frame frequency. During initial system power on the System Oscillator will be in the stop state.

LCD Bias Generator

The full-scale LCD voltage (V_{OP}) is obtained from $(V_{LCD} - V_{SS})$. The LCD voltage may be temperature compensated externally through the Voltage supply to the V_{LCD} pin.


Fractional LCD biasing voltages, known as 1/3 or 1/4 bias voltage, are obtained from an internal voltage divider of four series resistors connected between V_{LCD} and V_{SS} . The centre resistor can be switched out of circuits to provide a 1/3bias voltage level configuration.

Rev. 1.10 November 25, 2015



LCD Drive Mode Waveforms

• When the LCD drive mode is selected as 1/4 duty and 1/3 bias, the waveform and LCD display is shown as follows:




Waveforms for 1/4 duty drive mode with 1/3 bias ($V_{\text{OP}} = V_{\text{LCD}} - V_{\text{SS}}$)

Note: $t_{LCD} = 1/f_{LCD}$

Rev. 1.10 11 November 25, 2015



• When the LCD drive mode is selected as 1/8 duty and 1/4bias, the waveform and LCD display is shown as follows:



Waveforms for 1/8 duty drive mode with 1/4 bias ($V_{\rm OP}$ = $V_{\rm LCD}$ - $V_{\rm SS}$)

Note: $t_{LCD} = 1/f_{LCD}$



Segment Driver Outputs

The LCD drive section includes 20 segment outputs SEG0 \sim SEG19 or 16 segment outputs SEG4 \sim SEG19 which should be connected directly to the LCD panel. The segment output signals are generated in accordance with the multiplexed column signals and with the data resident in the display latch. The unused segment outputs should be left open-circuit when less than 20 or 16 segment outputs are required.

Column Driver Outputs

The LCD drive section includes 4 column outputs COM0~COM3 or 8 column outputs COM0~COM7 which should be connected directly to the LCD panel. The column output signals are generated in accordance with the selected LCD drive mode. The unused column outputs should be left open-circuit if less than 4 or 8 column outputs are required.

Address Pointer

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the address pointer by the Address pointer command.

Blinker Function

The device contains versatile blinking capabilities. The whole display can be blinked at frequencies selected by the Blink command. The blinking frequency is a subdivided ratio of the system frequency. The ratio between the system oscillator and blinking frequencies depends on the blinking mode in which the device is operating, as shown in the following table:

Blinking Mode	Operating Mode Ratio	Blinking Frequency (Hz)
0	0	Blink off
1	f _{SYS} / 16384Hz	2
2	f _{sys} / 32768Hz	1
3	f _{sys} / 65536Hz	0.5

Frame Frequency


The HT16C21 device provides two frame frequencies selected with Mode set command known as 80Hz and 160Hz respectively.

Rev. 1.10 13 November 25, 2015



Internal VLCD Voltage Adjustment

- The internal V_{LCD} adjustment contains four resistors in series and a 4-bit programmable analog switch which can provide sixteen voltage adjustment options using the V_{LCD} voltage adjustment command.
- $\bullet~$ The internal $V_{\mbox{\tiny LCD}}$ adjustment structure is shown in the diagram:



ullet The relationship between the programmable 4-bit analog switch and the V_{LCD} output voltage is shown in the table:

Bias DA3~DA0	1/3	1/4	Note
00H	1.000*V _{DD}	1.000*V _{DD}	Default value
01H	0.944*V _{DD}	0.957*V _{DD}	
02H	0.894*V _{DD}	0.918*V _{DD}	
03H	0.849*V _{DD}	$0.882*V_{DD}$	
04H	0.808*V _{DD}	0.849*V _{DD}	
05H	0.771*V _{DD}	0.818*V _{DD}	
06H	0.738*V _{DD}	0.789*V _{DD}	
07H	0.707*V _{DD}	0.763*V _{DD}	
08H	0.678*V _{DD}	0.738*V _{DD}	
09H	0.652*V _{DD}	0.714*V _{DD}	
0AH	0.628*V _{DD}	0.692*V _{DD}	
0BH	0.605*V _{DD}	0.672*V _{DD}	
0CH	0.584*V _{DD}	0.652*V _{DD}	
0DH	0.565*V _{DD}	0.634*V _{DD}	
0EH	0.547*V _{DD}	0.616*V _{DD}	
0FH	0.529*V _{DD}	0.600*V _{DD}	

Rev. 1.10 14 November 25, 2015




I²C Serial Interface

I²C Operation

The device supports I^2C serial interface. The I2C interface is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via pull-up resistors with a typical value of $4.7K\Omega$. When the I^2C interface is free, both lines are high. Devices connected to the I^2C interface must have open-drain or open-collector outputs to implement a wired-or function. Data transfer is initiated only when the I^2C interface is not busy.


Data Validity

The data on the SDA line must be stable during the high period of the serial clock. The high or low state of the data line can only change when the clock signal on the SCL line is Low as shown in the diagram.




START and STOP Conditions

- A high to low transition on the SDA line while SCL is high defines a START condition.
- A low to high transition on the SDA line while SCL is high defines a STOP condition.
- START and STOP conditions are always generated by the master. The I²C interface is considered to be busy after the START condition. The I2C interface is considered to be free again a certain time after the STOP condition.
- The I²C interface stays busy if a repeated START (Sr) is generated instead of a STOP condition. In some respects, the START(S) and repeated START (Sr) conditions are functionally identical.



Byte Format

Every byte put on the SDA line must be 8-bit long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit, MSB, first.




Rev. 1.10 15 November 25, 2015



Acknowledge

- Each bytes of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level placed on the I²C interface by the receiver. The master generates an extra acknowledge related clock pulse.
- A slave receiver which is addressed must generate an acknowledge, ACK, after the reception of each byte.
- The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.
- A master receiver must signal an end of data to the slave by generating a not-acknowledge, NACK, bit on the
 last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high
 during the 9th pulse to not acknowledge. The master will generate a STOP or repeated START condition.



Slave Addressing

- The slave address byte is the first byte received following the START condition form the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines a read or write operation to be performed. When the R/W bit is "1", then a read operation is selected. A "0" selects a write operation.
- The HT16C21 address bits are "0111000". When an address byte is sent, the device compares the first seven bits after the START condition. If they match, the device outputs an Acknowledge on the SDA line.



Rev. 1.10 16 November 25, 2015




Write Operation

Byte Writes Operation

Command Byte


A Command Byte write operation requires a START condition, a slave address with an R/\overline{W} bit, a command byte, a command setting byte and a STOP condition for a command byte write operation.



Command Byte Write Operation

• Display RAM Single Data Byte


A display RAM data byte write operation requires a START condition, a slave address with an R/\overline{W} bit, a command byte, a valid Register Address byte, a Data byte and a STOP condition.



Display RAM Single Data Byte Write Operation

Display RAM Page Write Operation

After a START condition the slave address with the R/\overline{W} bit is placed on the I^2C interface followed with a command byte and the specified display RAM Register Address of which the contents are written to the internal address pointer. The data to be written to the memory will be transmitted next and then the internal address pointer will be incremented by 1 to indicate the next memory address location after the reception of an acknowledge clock pulse. After the internal address point reaches the maximum memory address, which is 09H for 1/4 duty drive mode or 0FH for 1/8 duty drive mode, the address pointer will be reset to 00H.




N Bytes Display RAM Data Write Operation

Rev. 1.10 17 November 25, 2015



Display RAM Read Operation

- In this mode, the master reads the HT16C21 data after setting the slave address. Following the R/\overline{W} bit (='0") is an acknowledge bit, a command byte and the register address byte which is written to the internal address pointer. After the start address of the Read Operation has been configured, another START condition and the slave address transferred on the I²C interface followed by the R/\overline{W} bit (='1"). Then the MSB of the data which was addressed is transmitted first on the I²C interface. The address pointer is only incremented by 1 after the reception of an acknowledge clock. That means that if the device is configured to transmit the data at the address of A_{N+1} , the master will read and acknowledge the transferred new data byte and the address pointer is incremented to A_{N+2} . After the internal address pointer reaches the maximum memory address, which is 09H for 1/4 duty drive mode or 0FH for 1/8 duty drive mode, the address pointer will be reset to 00H.
- This cycle of reading consecutive addresses will continue until the master sends a STOP condition.



Rev. 1.10 18 November 25, 2015



Command Summary

Display Data Input Command

This command sends data from MCU to memory MAP of the HT16C21 device.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Display data input/ output command	1 st	1	0	0	0	0	0	0	0		W	
Address pointer	2 nd	х	Х	х	Х	A3	A2	A1	A0	Display data start address of memory map	W	00H

Note:

- Power on status: The address is set to 00H.
- If the programmed command is not defined, the function will not be affected.
- For 1/4 duty drive mode after reaching the memory location 09H, the pointer will reset to 00H.
- For 1/8 duty drive mode after reaching the memory location 0FH, the pointer will reset to 00H.

Drive Mode Command

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Driver mode setting command	1 st	1	0	0	0	0	0	1	0		W	
Duty and bias setting	2 nd	Х	Х	Х	Х	Х	Х	Duty	Bias		W	00H

Note:

E	Bit	Duty	Bias	
Duty	Bias	Duty		
0	0	1/4duty	1/3bias	
0	1	1/4duty	1/4bias	
1	0	1/8duty	1/3bias	
1	1	1/8duty	1/4bias	

- Power on status: The drive mode 1/4 duty output and 1/3 bias is selected.
- If the programmed command is not defined, the function will not be affected.

System Mode Command

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
System mode setting command	1 st	1	0	0	0	0	1	0	0		W	
System oscillator and display on/off setting	2 nd	Х	Х	Х	Х	Х	Х	S	Е		W	00H

Note:

Bit		Internal System Oscillator	LCD Display		
S	Е	Internal System Oscillator	LCD Display		
0	Х	off	off		
1	0	on	off		
1	1	on	on		

- Power on status: Display off and disable the internal system oscillator.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.10 19 November 25, 2015



Frame Frequency Command

This command selects the frame frequency.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Frame frequency command	1 st	1	0	0	0	0	1	1	0		W	
Frame frequency setting	2 nd	Х	Х	Х	Х	Х	Х	Х	F		W	00H

Note:

Bit	Frama Fraguenay		
F	Frame Frequency		
0	80Hz		
1	160Hz		

- Power on status: Frame frequency is set to 80Hz.
- If the programmed command is not defined, the function will not be affected.

Blinking Frequency Command

This command defines the blinking frequency of the display modes.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Blinking Frequen- cy command	1 st	1	0	0	0	1	0	0	0		W	
Blinking Frequency setting	2 nd	Х	Х	Х	Х	Х	Х	BK1	BK0		W	00H

Note:

В	Bit	Plinking Fraguency			
BK1	BK0	Blinking Frequency			
0	0	Blinking off			
0	1	2Hz			
1	0	1Hz			
1	1	0.5Hz			

- Power on status: Blinking function is switched off.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.10 20 November 25, 2015



Internal Voltage Adjustment (IVA) Setting Command

The internal voltage (V_{LCD}) adjustment can provide sixteen kinds of regulator voltage adjustment options by setting the LCD operating voltage adjustment command.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Internal Voltage Adjustment (IVA) Setting	1 st	1	0	0	0	1	0	1	0		W	
Internal Voltage Adjust control	2 nd	X	Х	DE	VE	DA3	DA2	DA1	DA0	 The Segment/VLCD shared pin can be programmed via the "DE" bit. The "VE" bit is used to enable or disable the internal voltage adjustment for bias voltage. The DA3~DA0 bits can be used to adjust the V_{LCD} output voltage. 	w	30H

Note:

TVOIC.				
DE	vE	Segment / VLCD Shared Pin Select	Internal Voltage Adjustment	Note
0	0	VLCD pin	off	 The Segment/VLCD pin is set as the VLCD pin. Disable the internal voltage adjustment function One external resister must be connected between VLCD pin and VDD pin to determine the bias voltage, and internal voltage follower (OP4) must be enabled by setting the DA3~DA0 bits as the value other than "0000". If the VLCD pin is connected to the VDD pin, the internal voltage follower (OP4) must be disabled by setting the DA3~DA0 bits as "0000".
0	1	VLCD pin	on	 The Segment/VLCD pin is set as the VLCD pin. Enable the internal voltage adjustment function. The VLCD pin is an output pin of which the voltage can be detected by the external MCU host.
1	0	Segment pin	off	 The Segment/VLCD pin is set as the Segment pin. Disable the internal voltage adjustment function. The bias voltage is supplied by the internal VDD power. The internal voltage-follower (OP4) is disabled automatically and DA3~DA0 don't care.
1	1	Segment pin	on	The Segment/VLCD pin is set as the Segment pin.Enable the internal voltage adjustment function.

- Power on status: Disable the internal voltage adjustment and the Segment/VLCD pin is set as the Segment pin.
- When the DA0~DA3 bits are set to "0000", the internal voltage-follower (OP4) is disabled. When the DA0~DA3 bits are set to other values except "0000", the internal voltage follower (OP4) is enabled.
- If the programmed command is not defined, the function will not be affected.


Rev. 1.10 21 November 25, 2015




Operation Flow Chart

Access procedures are illustrated below by means of the flowcharts.

Initialization




Display Data Read/Write (Address Setting)





Segment / VLCD shared pin and internal voltage adjustment setting



Rev. 1.10 23 November 25, 2015




Power Supply Sequence

- If the power is individually supplied on the LCD and VDD pins, it is strongly recommended to follow the Holtek power supply sequence requirement.
- If the power supply sequence requirement is not followed, it may result in malfunction.

Holtek Power Supply Sequence Requirement:

- 1. Power-on sequence:
 - Turn on the logic power supply V_{DD} first and then turn on the LCD driver power supply V_{LCD} .
- 2. Power-off sequence:
 - Turn off the LCD driver power supply V_{LCD} . First and then turn off the logic power supply V_{DD} .
- 3. The Holtek Power Supply Sequence Requirement must be followed no matter whether the V_{LCD} voltage is higher than the V_{DD} voltage.
- ullet When the V_{LCD} voltage is smaller than or is equal to V_{DD} voltage application




Rev. 1.10 24 November 25, 2015




Application Circuit

Set as Segment pin

• 1/4 Duty



1/8 duty



Note: 1. If the internal V_{LCD} voltage adjustment function is disabled, the bias voltage is supplied by internal VDD power.

2. If the internal V_{LCD} voltage adjustment function is enabled, the bias voltage is supplied by the internal adjusted voltage selected by the DA3~DA0 bits.


Rev. 1.10 25 November 25, 2015




Set as VLCD pin

When the internal V_{LCD} voltage adjustment function is disabled, an external resistor must be connected between the VLCD and VDD pins to determine the supplied bias voltage.

• 1/4 duty




• 1/8 duty






When the internal VLCD voltage adjustment function is enabled and the Segment/VLCD shared pin is set as VLCD pin, the bias voltage is supplied by the internal adjusted voltage, derived from the VDD voltage, determined by the DA3~DA0 bits and the VLCD pin is used as an output pin of which the voltage is detected by the external MCU host.

• 1/4 duty



• 1/8 duty





Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- · Packing Meterials Information
- · Carton information

Rev. 1.10 28 November 25, 2015



16-pin NSOP (150mil) Outline Dimensions









Cumbal	Dimensions in inch							
Symbol	Min.	Nom.	Max.					
A	_	0.236 BSC	_					
В	_	0.154 BSC	_					
С	0.012	_	0.020					
C'	_	0.390 BSC	_					
D	_	_	0.069					
E	_	0.050 BSC	_					
F	0.004	_	0.010					
G	0.016	_	0.050					
Н	0.004	_	0.010					
α	0°	_	8°					

Cumbal	Dimensions in mm							
Symbol	Min.	Nom.	Max.					
Α	_	6.000 BSC	_					
В	_	3.900 BSC	_					
С	0.31	_	0.51					
C'	_	9.900 BSC	_					
D	_	_	1.75					
E	_	1.270 BSC	_					
F	0.10	_	0.25					
G	0.40	_	1.27					
Н	0.10	_	0.25					
α	0°	_	8°					



20-pin SOP (300mil) Outline Dimensions









Cumbal	Dimensions in inch							
Symbol	Min.	Nom.	Max.					
A	_	0.406 BSC	_					
В	_	0.295 BSC	_					
С	0.012	_	0.020					
C'	_	0.504 BSC	_					
D	_	_	0.104					
E	_	0.050 BSC	_					
F	0.004	_	0.012					
G	0.016	_	0.050					
Н	0.008	_	0.013					
α	0°	_	8°					

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	_	10.30 BSC	_
В	_	7.50 BSC	_
С	0.31	_	0.51
C'	_	12.80 BSC	_
D	_	_	2.65
E	_	1.27 BSC	_
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



24-pin SOP (300mil) Outline Dimensions









Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.406 BSC	_
В	_	0.295 BSC	
С	0.012	_	0.020
C'	_	0.606 BSC	_
D	_	_	0.104
E	_	0.050 BSC	_
F	0.004	_	0.012
G	0.016	_	0.050
Н	0.008	_	0.013
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	_	10.30 BSC	_
В	_	7.50 BSC	_
С	0.31	_	0.51
C'	_	15.40 BSC	_
D	_	_	2.65
E	_	1.27 BSC	_
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



28-pin SOP (300mil) Outline Dimensions







Symbol		Dimensions in inch		
	Min.	Nom.	Max.	
А	_	0.406 BSC	_	
В	_	0.295 BSC	_	
С	0.012	_	0.020	
C'	_	0.705 BSC	_	
D	_	_	0.104	
Е	_	0.050 BSC	_	
F	0.004	_	0.012	
G	0.016	_	0.050	
Н	0.008	_	0.013	
α	0°	_	8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	_	10.30 BSC	_
В	_	7.5 BSC	_
С	0.31	_	0.51
C'	_	17.9 BSC	_
D	_	_	2.65
E	_	1.27 BSC	_
F	0.10	_	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



Copyright[©] 2015 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.10 33 November 25, 2015