

HT46R64/HT46C64 A/D with LCD Type 8-Bit MCU

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- 24 bidirectional I/O lines
- · Two external interrupt input
- One 8-bit and one 16-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with 33×3 or 32×4 segments (logical output option for SEG0~SEG15)
- 4K×15 program memory
- 192×8 data memory RAM
- Supports PFD for sound generation
- · Real Time Clock (RTC)
- 8-bit prescaler for RTC

- · Watchdog Timer
- Buzzer output
- · On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- · 8-level subroutine nesting
- 8 channels 10-bit resolution A/D converter
- 4-channel 8-bit PWM output shared with 4 I/O lines
- · Bit manipulation instruction
- 16-bit table read instruction
- Up to $0.5 \mu s$ instruction cycle with 8MHz system clock
- 63 powerful instructions
- · All instructions in 1 or 2 machine cycles
- · Low voltage reset/detector function
- 52/100-pin LQFP packages

General Description


The HT46R64/HT46C64 are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for A/D product applications that interface directly to analog signals and which require LCD Interface. The mask version HT46C64 is fully pin and functionally compatible with the OTP version HT46R64 device.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, multi-channel A/D

Converter, Pulse Width Modulation function, HALT and wake-up functions, in addition to a flexible and configurable LCD interface enhance the versatility of these devices to control a wide range of applications requiring analog signal processing and LCD interfacing, such as electronic metering, environmental monitoring, handheld measurement tools, motor driving, etc., for both industrial and home appliance application areas.





Block Diagram





Pin Assignment







Pin Description

Pin Name	I/O	Options	Description
PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up Pull-high Buzzer PFD	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by option. Software instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor (determined by pull-high options: bit option). The BZ, $\overline{\text{BZ}}$ and PFD are pin-shared with PA0, PA1 and PA3, respectively.
PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3 PB4/AN4 PB5/AN5 PB6/AN6 PB7/AN7	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option) or A/D input. Once a PB line is selected as an A/D input (by using software control), the I/O function and pull-high resistor are disabled automatically.
PD0/PWM0 PD1/PWM1 PD2/PWM2 PD3/PWM3	I/O	Pull-high PWM	Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high option: bit option). The PWM0/PWM1/PWM2/PWM3 output function are pin-shared with PD0/PD1/PD2/PD3 (dependent on PWM options).
PD4/INT0 PD5/INT1 PD6/TMR0 PD7/TMR1	I/O	Pull-high	Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high option: bit option). The INTO, INTO, TMRO and TMR1 are pin-shared with PD4/PD5/PD6/PD7.
VSS	_	_	Negative power supply, ground
VLCD	I	_	LCD power supply
VMAX	I	_	IC maximum voltage connect to VDD, VLCD or V1
V1, V2, C1, C2	I	_	Voltage pump
COM0~COM2 COM3/SEG32	0	1/3 or 1/4 Duty	SEG32 can be set as a segment or as a common output driver for LCD panel by options. COM0~COM2 are outputs for LCD panel plate.
SEG0~SEG31	0	Logical Output	LCD driver outputs for LCD panel segments. SEG0~SEG23 can be optioned as logical outputs.
OSC1 OSC2	0 –	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. The system clock may come from the RTC oscillator. If the system clock comes from RTCOSC, these two pins can be floating.
OSC3 OSC4	0	RTC or System Clock	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor
VDD	_	_	Positive power supply
RES	I	_	Schmitt trigger reset input, active low

Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +6.0V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 2.10 4 June 6, 2014



D.C. Characteristics

Ta=25°C

			Test Conditions		_		
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
\/	On anotice a Maltage	_	f _{SYS} =4MHz	2.2	_	5.5	V
V_{DD}	Operating Voltage		f _{SYS} =8MHz	3.3	_	5.5	V
	Operating Current	3V	No load, ADC Off,	_	1	2	mA
I _{DD1}	(Crystal OSC, RC OSC)	5V	f _{SYS} =4MHz	_	3	5	mA
I _{DD2}	Operating Current (Crystal OSC, RC OSC)	5V	No load, ADC Off, f _{SYS} =8MHz	_	4	8	mA
	Operating Current	3V	No load, ADC Off	_	0.3	0.6	mA
I _{DD3}	(f _{SYS} =32768Hz)	5V	No load, ADC OII	_	0.6	1	mA
	Standby Current	3V	No load, system HALT,	_	_	1	μΑ
I _{STB1}	(*f _S =T1)	5V	LCD Off at HALT	_	_	2	μΑ
	Standby Current	3V	No load, system HALT,	_	2.5	5	μΑ
I _{STB2}	(*f _S =RTC OSC)	5V	LCD On at HALT, C type	_	10	20	μА
	Standby Current	3V	No load, system HALT,	_	2	5	μА
I _{STB3}	(*f _S =WDT OSC)	5V	LCD On at HALT, C type	_	6	10	μΑ
1	Standby Current	3V	No load, system HALT, LCD On at HALT, R type,	_	17	30	μА
I _{STB4}	(*f _S =RTC OSC)	5V	1/2 bias, VL _{CD} =V _{DD} (Low bias current option)	_	34	60	μА
I _{STB5}	Standby Current	3V	No load, system HALT, LCD On at HALT, R type,	_	13	25	μΑ
15185	(*f _S =RTC OSC)	5V	1/3 bias, VL _{CD} =V _{DD} (Low bias current option)	_	28	50	μА
I _{STB6}	Standby Current	3V	No load, system HALT, LCD On at HALT, R type,	_	14	25	μА
SIB6	(*f _S =WDT OSC)	5V	1/2 bias, VL _{CD} =V _{DD} (Low bias current option)	_	26	50	μΑ
lorna	Standby Current	3V	No load, system HALT, LCD On at HALT, R type,	_	10	20	μΑ
I _{STB7}	(*f _S =WDT OSC)	5V	1/3 bias, VL _{CD} =V _{DD} (Low bias current option)	_	19	40	μΑ
V _{IL1}	Input Low Voltage for I/O Ports, TMR0, TMR1, INT0 and INT1	_	_	0	_	0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports, TMR0, TMR1, INT0 and INT1	_	_	0.7V _{DD}	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	_	_	0	_	0.4V _{DD}	V
V _{IH2}	Input High Voltage (RES)	_	_	0.9V _{DD}	_	V _{DD}	V
V _{LVR}	Low Voltage Reset Voltage	_	_	2.7	3.0	3.3	V
V _{LVD}	Low Voltage Detector Voltage	_	_	3.0	3.3	3.6	V
	I/O Port Segment Logic Output	3V	V 0.4V	6	12	_	mA
I _{OL1}	Sink Current	5V	V _{OL} =0.1V _{DD}	10	25	_	mA
	I/O Port Segment Logic Output	3V	N/ 0.01/	-2	-4	_	mA
I _{OH1}	Source Current	5V	V _{OH} =0.9V _{DD}	-5	-8	_	mA



Comple ed	Downwater		Test Conditions	Min	T	Marri	1114	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
	LCD Common and Segment	3V	V =0.4V	210	420	_	μΑ	
I _{OL2}	Current	5V	V _{OL} =0.1V _{DD}	350	700	_	μА	
1	LCD Common and Segment		V _{OH} =0.9V _{DD}	-80	-160	_	μΑ	
I _{OH2}	Current	5V	VOH-0.9 VDD	-180	-360	_	μΑ	
Ь	Pull-high Resistance of I/O Ports	3V	_	20	60	100	kΩ	
R _{PH}	and INTO, INT1	5V	_	10	30	50	kΩ	
V _{AD}	A/D Input Voltage	_	_	0	_	V _{DD}	V	
E _{AD}	A/D Conversion Integral Nonlinearity Error		_	_	±0.5	±1	LSB	
1	Additional Power Consumption	3V		_	0.5	1	mA	
I _{ADC}	if A/D Converter is Used		_	_	1.5	3	mA	

Note: $"*f_S"$ please refer to clock option of Watchdog Timer

A.C. Characteristics Ta=25°C

			Test Conditions		_			
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
£			2.2V~5.5V	400	_	4000	kHz	
f _{SYS1}	System Clock	_	3.3V~5.5V	400	_	8000	kHz	
f _{SYS2}	System Clock (32768Hz Crystal OSC)	_	2.2V~5.5V	_	32768	_	Hz	
f _{RTCOSC}	RTC Frequency	_	_	_	32768	_	Hz	
£	Timer I/P Frequency		2.2V~5.5V	0	_	4000	kHz	
f _{TIMER}	(TMR0/TMR1)	_	3.3V~5.5V	0	_	8000	kHz	
4	Watch day Oacillaten Baria d	3V	_	45	90	180	μS	
t _{WDTOSC}	Watchdog Oscillator Period	5V	_	32	65	130	μS	
t _{RES}	External Reset Low Pulse Width	_	_	1	_	_	μS	
t _{SST}	System Start-up Timer Period		Power-up or wake-up from HALT	_	1024	_	t _{SYS}	
t _{LVR}	Low Voltage Width to Reset	_	_	1	_	_	ms	
t _{INT}	Interrupt Pulse Width	_	_	1	_	_	μS	
t _{AD}	A/D Clock Period		_	1	_	_	μS	
t _{ADC}	A/D Conversion Time		_	_	76	_	t _{AD}	
t _{ADCS}	A/D Sampling Time	_	_	_	32	_	t _{AD}	

Note: $t_{SYS} = 1/f_{SYS}$



Functional Description

Execution Flow

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme makes it possible for each instruction to be effectively executed in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.


Program Counter - PC

The program counter (PC) is 12 bits wide and it controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by 1. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed to the next instruction.



Execution Flow

		Program Counter										
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt 0	0	0	0	0	0	0	0	0	0	1	0	0
External Interrupt 1	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	1	1	0	0
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	1	0	0	0	0
Time Base Interrupt	0	0	0	0	0	0	0	1	0	1	0	0
RTC Interrupt	0	0	0	0	0	0	0	1	1	0	0	0
Skip	Program Counter+2											
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return From Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *11~*0: Program counter bits S11~S0: Stack register bits

#11~#0: Instruction code bits @7~@0: PCL bits



The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations

When a control transfer takes place, an additional dummy cycle is required.


Program Memory - EPROM

at this location.

The program memory (EPROM) is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 4096×15 bits which are addressed by the program counter and table pointer.

Certain locations in the ROM are reserved for special usage:

- Location 000H
 Location 000H is reserved for program initialization.
 After chip reset, the program always begins execution
- Location 004H Location 004H is reserved for the external interrupt service program. If the $\overline{\text{INT0}}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the



Note: n ranges from 0 to F

Program Memory

Location 008H

Location 008H is reserved for the external interrupt service program also. If the INT1 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.

Location 00CH

Location 00CH is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H

Location 010H is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 010H.

Location 014H

Location 014H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.

Location 018H

Location 018H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.

· Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH. The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

In atmostic of a		Table Location										
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *11~*0: Table location bits @7~@0: Table pointer bits P11~P8: Current program counter bits



Stack Register - STACK

The stack register is a special part of the memory used to save the contents of the program counter. The stack is organized into 8 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At the start of a subroutine call or an interrupt acknowledgment, the contents of the program counter is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the program counter is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent sixteen return addresses are stored).

Data Memory - RAM

The data memory (RAM) is designed with 224×8 bits, and is divided into two functional groups, namely; special function registers 32×8 bit and general purpose data memory, 192×8 bit most of which are readable/writable, although some are read only. The special function register are overlapped in any banks.

Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0; 0DH), a Timer/Event Counter 0 control register (TMR0C;0EH), a Timer/Event Counter 1 (TMR1H:0FH;TMR1L:10H), a Timer/Event Counter 1 control register (TMR1C; 11H), Interrupt control register 1 (INTC1;1EH), PWM data register (PWM0;1AH, PWM1;1BH, PWM2;1CH, PWM3;1DH), the A/D result lower-order byte register (ADRL;24H), the A/D result higher-order byte register (ADRH;25H), the A/D control register (ADCR;26H), the A/D clock setting register (ACSR;27H), I/O registers (PA;12H, PB;14H, PD;18H) and I/O control registers (PAC;13H, PBC;15H, PDC;19H). The remaining space before the 40H is reserved for future expanded usage and reading these locations will get "00H". The space before 40H is

00H	Indirect Addressing Register 0	
01H	MP0	
02H	Indirect Addressing Register 1	
03H	MP1	
04H	BP	
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	RTCC	
0AH	STATUS	
0BH	INTC0	
0CH		
0DH	TMR0	
0EH	TMR0C	
0FH	TMR1H	
10H	TMR1L	
11H	TMR1C	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	Special Purpose
16H		Data Memory
17H		
18H	PD	
19H	PDC	
1AH	PWM0	
1BH	PWM1	
1CH	PWM2	
1DH	PWM3	
1EH	INTC1	
1FH		
20H		
21H		
22H		
23H		
24H	ADRL	
25H	ADRH	
26H	ADCR	
27H	ACSR	
28H		
3FH		
40H	0-1-15	Librard
	General Purpose Data Memory	: Unused
	(192 Bytes)	Read as "00"
FFH	(.02 5)100)	

RAM Mapping

overlapping in each bank. The general purpose data memory, addressed from 40H to FFH, is used for data and control information under instruction commands. All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0;01H/MP1;03H). The space before 40H is overlapping in each bank.



Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

Accumulator - ACC

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register - STATUS

The status register (0AH) is 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PDF), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except for the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The device provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

Status (0AH) Register



Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the program counter onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the program counter is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance

External interrupts are triggered by a an edge transition of $\overline{\text{INT0}}$ or $\overline{\text{INT1}}$ (ROM code option: high to low, low to high, low to high or high to low), and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine

call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other maskable interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 6 of INTC0), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable other maskable interrupts. Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further maskable interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further maskable interrupts.

Bit No.	Label	Function			
0	EMI	Control the master (global) interrupt (1=enabled; 0=disabled)			
1	EEI0	control the external interrupt 0 (1=enabled; 0=disabled)			
2	EEI1	Control the external interrupt 1 (1=enabled; 0=disabled)			
3	ET0I	Control the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)			
4	EIF0	External interrupt 0 request flag (1=active; 0=inactive)			
5	EIF1	External interrupt 1 request flag (1=active; 0=inactive)			
6	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)			
7	_	For test mode used only. Must be written as "0"; otherwise may result in unpredictable operation.			

INTC0 (0BH) Register

Bit No.	Label	Function		
0	ET1I	Control the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)		
1	ETBI	Control the time base interrupt (1=enabled; 0:disabled)		
2	ERTI	Control the real time clock interrupt (1=enabled; 0:disabled)		
3, 7	_	Unused bit, read as "0"		
4	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)		
5	TBF	Time base request flag (1=active; 0=inactive)		
6	RTF	Real time clock request flag (1=active; 0=inactive)		

INTC1 (1EH) Register



During the execution of an interrupt subroutine, other maskable interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt 0	1	04H
External interrupt 1	2	08H
Timer/Event Counter 0 overflow	3	0CH
Timer/Event Counter 1 overflow	4	10H
Time base interrupt	5	14H
Real time clock interrupt	6	18H

The Timer/Event Counter 0 interrupt request flag (T0F), external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable Timer/Event Counter 0 interrupt bit (ET0I), enable external interrupt 1 bit (EEI1), enable external interrupt 0 bit (EEI0) and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), Timer/Event Counter 1 interrupt request flag (T1F), enable real time clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/Event Counter 1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ETBI and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.


It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. During that period, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.

Oscillator Configuration

The device provides three oscillator circuits for system clocks, i.e., RC oscillator, crystal oscillator and 32768Hz crystal oscillator, determined by options. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator (RC and crystal oscillator only) and ignores external signal in order to conserve power. The 32768Hz crystal oscillator still runs at HALT mode. If the 32768Hz crystal oscillator is selected as the system oscillator, the system oscillator is not stopped; but the instruction execution is stopped. Since the 32768Hz oscillator is also designed for timing purposes, the internal timing (RTC, time base, WDT) operation still runs even if the system enters the HALT mode.

Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $30k\Omega$ to $750k\Omega$. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.



Note: 32768Hz crystal enable condition: For WDT clock source or for system clock source.

The external resistor and capacitor components connected to the 32768Hz crystal are not necessary to provide oscillation. For applications where precise RTC frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances.



There is another oscillator circuit designed for the real time clock. In this case, only the 32.768kHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick oscillating function upon power on, and then turn it off after 2 seconds.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately $65\mu s$ at 5V. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by options. But if the WDT is disabled, all executions related to the WDT lead to no operation.

Once an internal WDT oscillator (RC oscillator with period 65µs at 5V normally) is selected, it is divided by 2^{12} ~ 2^{15} (by option to get the WDT time-out period). The minimum period of WDT time-out period is about 300ms~600ms. This time-out period may vary with temperature, VDD and process variations. By selection the WDT option, longer time-out periods can be realized. If the WDT time-out is selected 2¹⁵, the maximum time-out period is divided by 2¹⁵~2¹⁶about 2.1s~4.3s. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the halt state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.


The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the program counter and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e., external reset (a low level to RES), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options - "CLR WDT" times selection option. If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

Multi-function Timer

The HT46R64/HT46C64 provides a multi-function timer for the WDT, time base and RTC but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from the WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^8$) for LCD driver circuits, and a selectable frequency signal (ranging from $f_{\rm S}/2^2$ to $f_{\rm S}/2^9$) for the buzzer output by options. It is recommended to select a nearly 4kHz signal for the LCD driver circuits to have proper display.


Time Base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from $2^{12}/f_{\rm S}$ to $2^{15}/f_{\rm S}$ selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs.



Watchdog Timer





Time Base

Real Time Clock - RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from $f_{\rm S}/2^8$ to $f_{\rm S}/2^{15}$ by software programming . Writing data to RT2, RT1 and RT0 (bit 2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 18H occurs.

RT2	RT1	RT0	RTC Clock Divided Factor
0	0	0	2 ⁸ *
0	0	1	2 ⁹ *
0	1	0	2 ¹⁰ *
0	1	1	2 ¹¹ *
1	0	0	2 ¹²
1	0	1	2 ¹³
1	1	0	2 ¹⁴
1	1	1	2 ¹⁵

Note: "*" not recommended to be used

Power Down Operation - HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.


- The PDF flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the program counter and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the "HALT" status, the system cannot be awakened using that interrupt.

If wake-up events occur, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.



Real Time Clock



To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which reset may occur.

- RES is reset during normal operation
- RES is reset during HALT
- · WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the program counter and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES Wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT Wake-up HALT


Note: "u" stands for unchanged

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from the HALT state or during power up. Awaking from the HALT state or system power-up, the SST delay is added.

An extra SST delay is added during the power-up period, and any wake-up from HALT may enable only the SST delay.


The functional unit chip reset status is shown below.

Program Counter	000H
Interrupt	Disabled
Prescaler, Divider	Cleared
WDT, RTC, Time Base	Cleared. After master reset, WDT starts counting
Timer/event Counter	Off
Input/output Ports	Input mode
Stack Pointer	Points to the top of the stack




Reset Circuit

Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Timing Chart



Reset Configuration



The register states are summarized below:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1H	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR1L	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR1C	0000 1	0000 1	0000 1	0000 1	uuuu u
Program Counter	0000H	0000H	0000Н	0000H	0000Н
MP0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
BP	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	-xxx xxxx	-xxx xxxx	-xxx xxxx	-xxx xxxx	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
RTCC	00 0111	00 0111	00 0111	00 0111	uu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
РВ	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PWM0	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
PWM1	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
PWM2	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
PWM3	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRL	xx	xx	xx	xx	uu
ADRH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	uuuu uuuu
ACSR	100	100	100	00	uuu

Note: "*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown



Timer/Event Counter


Two timer/event counters (TMR0,TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains a 8-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from $f_{SYS}.$ The Timer/Event Counter 1 contains a 16-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from $f_{SYS}/4$ or 32768Hz selected by option. The external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base.

There are two registers related to the Timer/Event Counter 0; TMR0 ([0DH]) and TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing TMR0 puts the starting value in the Timer/Event Counter 0 register and reading TMR0 takes the contents of the Timer/Event Counter 0. The TMR0C is a timer/event counter control register, which defines some options. There are three registers related to the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H) and TMR1C (11H). Writing TMR1L will only put the written data to an


internal lower-order byte buffer (8-bit) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L registers, respectively.

The Timer/Event Counter 1 preload register is changed everytime there is a writing operation to TRM1H. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and an active edge.


The T0M0, T0M1 (TMR0C) and T1M0, T1M1 (TMR1C) bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.



Timer/Event Counter 0



Timer/Event Counter 1



PFD Source Option



In the event count or timer mode, the timer/event counter 0(1) starts counting at the current contents in the timer/event counter 0(1) and ends at FFH(FFFFH). Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 6 of INTC0, T1F; bit 4 of INTC1). In the pulse width measurement mode with the values of the T0ON/T1ON and T0E/T1E bits equal to 1, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the TE bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the T0ON/T1ON. The measured re-

sult remains in the timer/event counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the T0ON/T1ON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

Bit No.	Label	Function
0 1 2	T0PSC0 T0PSC1 T0PSC2	To define the prescaler stages. TOPSC2, TOPSC1, TOPSC0= 000: $f_{\text{INT}} = f_{\text{SYS}}$ 001: $f_{\text{INT}} = f_{\text{SYS}}/2$ 010: $f_{\text{INT}} = f_{\text{SYS}}/4$ 011: $f_{\text{INT}} = f_{\text{SYS}}/8$ 100: $f_{\text{INT}} = f_{\text{SYS}}/16$ 101: $f_{\text{INT}} = f_{\text{SYS}}/32$ 110: $f_{\text{INT}} = f_{\text{SYS}}/64$ 111: $f_{\text{INT}} = f_{\text{SYS}}/64$
3	TOE	Defines the TMR0 active edge of the timer/event counter: In Event Counter Mode (T0M1,T0M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T0M1,T0M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	T00N	Enable/disable timer counting (0=disabled; 1=enabled)
5	_	Unused bit, read as "0"
6 7	T0M0 T0M1	Defines the operating mode T0M1, T0M0= 01=Event count mode (External clock) 10=Timer mode (Internal clock) 11=Pulse Width measurement mode (External clock) 00=Unused

TMR0C (0EH) Register

Bit No.	Label	Function
0~2	_	Unused bit, read as "0"
3	T1E	Defines the TMR1 active edge of the timer/event counter: In Event Counter Mode (T1M1,T1M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T1M1,T1M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	T10N	Enable/disable timer counting (0= disabled; 1= enabled)
5	T1S	Defines the TMR1 internal clock source (0=f _{SYS} /4; 1=32768Hz)
6 7	T1M0 T1M1	Defines the operating mode T1M1, T1M0= 01=Event count mode (External clock) 10=Timer mode (Internal clock) 11=Pulse Width measurement mode (External clock) 00=Unused

TMR1C (11H) Register



To enable the counting operation, the Timer ON bit (T0ON: bit 4 of TMR0C; T1ON: bit 4 of TMR1C) should be set to 1. In the pulse width measurement mode, the TOON/T1ON is automatically cleared after the measurement cycle is completed. But in the other two modes, the T0ON/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at PA3 by options. Only one PFD (PFD0 or PFD1) can be applied to PA3 by options. If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively. No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service. When the PFD function is selected, executing "SET [PA].3" instruction to enable PFD output and executing "CLR [PA].3" instruction to disable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR0/TMR1 register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0/TMR1 is unknown. Due to the timer/event counter scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event counter function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.

The bit0~bit2 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of timer/event counter 0. The definitions are as shown. The overflow signal of timer/event counter can be used to generate the PFD signal. The timer prescaler is also used as the PWM counter.

Input/Output Ports

There are 24 bidirectional input/output lines in the microcontroller, labeled as PA, PB and PD, which are mapped to the data memory of [12H], [14H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H)

or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt Trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (depending on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

Each I/O port has a pull-high option. Once the pull-high option is selected, the I/O port has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O port operating in input mode will cause a floating state.


The PA3 is pin-shared with the PFD signal. If the PFD option is selected, the output signal in output mode of PA3 will be the PFD signal generated by timer/event counter overflow signal. The input mode always retain its original functions. Once the PFD option is selected, the PFD output signal is controlled by PA3 data register only. Writing "1" to PA3 data register will enable the PFD output function and writing 0 will force the PA3 to remain at "0". The I/O functions of PA3 are shown below.

I/O	I/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PFD)	(PFD)
PA3	Logical	Logical	Logical	PFD
	Input	Output	Input	(Timer on)

Note: The PFD frequency is the timer/event counter overflowfrequency divided by 2.

The PA0, PA1, PA3, PD4, PD5, PD6 and PD7 are pin-shared with BZ, $\overline{\text{BZ}}$, PFD, $\overline{\text{INT0}}$, $\overline{\text{INT1}}$, TMR0 and TMR1 pins respectively.





Input/Output Ports

The PA0 and PA1 are pin-shared with BZ and \overline{BZ} signal, respectively. If the BZ/ \overline{BZ} option is selected, the output signal in output mode of PA0/PA1 will be the buzzer signal generated by multi-function timer. The input mode always remain in its original function. Once the BZ/ \overline{BZ} option is selected, the buzzer output signal are controlled by the PA0, PA1 data register only.

The I/O function of PA0/PA1 are shown below.

PA0 I/O	ı	ı	0	0	0	0	0	0	0	0
PA1 I/O	ı	0	ı	I	Ι	0	0	0	0	0
PA0 Mode	Х	Х	С	В	В	С	В	В	В	В
PA1 Mode	Х	С	Х	Х	Х	С	С	С	В	В
PA0 Data	Х	Х	D	0	1	D ₀	0	1	0	1
PA1 Data	Х	D	Х	Х	Х	D1	D	D	Х	Х
PA0 Pad Status	I	I	D	0	В	D ₀	0	В	0	В
PA1 Pad Status	I	D	I	I	Ī	D_1	D	D	0	В

Note: "I" input; "O" output

"D, D0, D1" Data

"B" buzzer option, BZ or $\overline{\text{BZ}}$

"X" don't care

"C" CMOS output

The PB can also be used as A/D converter inputs. The A/D function will be described later. There is a PWM function shared with PD0/PD1/PD2/PD3. If the PWM function is enabled, the PWM0/PWM1/PWM2/PWM3 signal will appear on PD0/PD1/PD2/PD3 (if PD0/PD1/PD2/PD3 is operating in output mode). Writing "1" to PD0~PD3 data register will enable the PWM

output function and writing "0" will force the PD0~PD3 to remain at "0". The I/O functions of PD0/PD1/PD2/PD3 are as shown.

I/O	I/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PWM)	(PWM)
PD0~	Logical	Logical	Logical	PWM0~
PD3	Input	Output	Input	PWM3

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

The definitions of PFD control signal and PFD output frequency are listed in the following table.

Timer	Timer Preload Value	PA3 Data Register	PA3 Pad State	PFD Frequency
OFF	X	0	0	X
OFF	X	1	U	X
ON	N	0	0	X
ON	N	1	PFD	f _{TMR} /[2×(M-N)]

Note: "X" stands for unused

"U" stands for unknown

"M" is "256" for PFD0 or "65536" for PFD1

"N" is preload value for timer/event counter

" f_{TMR} " is input clock frequency for timer/event counter

Rev. 2.10 20 June 6, 2014



PWM

The microcontroller provides 4 channels (6+2)/(7+1) (dependent on options) bits PWM output shared with PD0/PD1/PD2/PD3. The PWM channels have their data registers denoted as PWM0 (1AH), PWM1 (1BH), PWM2 (1CH) and PWM3 (1DH). The frequency source of the PWM counter comes from f_{SYS}. The PWM registers are four 8-bit registers. The waveforms of PWM outputs are as shown. Once the PD0/PD1/PD2/PD3 are selected as the PWM outputs and the output function of PD0/PD1/PD2/PD3 are enabled (PDC.0/PDC.1/PDC.2/PDC.3="0"), writing "1" to PD0/PD1/PD2/PD3 data register will enable the PWM output function and writing "0" will force the PD0/PD1/PD2/PD3 to stay at "0".


A (6+2) bits mode PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period.

In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2. The group 2 is denoted by AC which is the value of PWM.1~PWM.0.

In a (6+2) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~3)	Duty Cycle
Modulation cycle i (i=0~3)	i <ac< td=""><td>DC+1 64</td></ac<>	DC+1 64
	i≥AC	DC 64

A (7+1) bits mode PWM cycle is divided into two modulation cycles (modulation cycle0~modulation cycle 1). Each modulation cycle has 128 PWM input clock period.



[PWM] =100 PWM 50/128 50/128 50/128 [PWM] =101 PWM -51/128 50/128 51/128 [PWM] =102 PWM 4 51/128 51/128 51/128 [PWM] =103 PWM 51/128 52/128 52/128 PWM modulation period: 128/fsys Modulation cycle 0 Modulation cycle 1 Modulation cycle 0 PWM cycle: 256/fsys

Rev. 2.10 21 June 6, 2014

(7+1) PWM Mode



In a (7+1) bits PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.1. The group 2 is denoted by AC which is the value of PWM.0.

In a (7+1) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~1)	Duty Cycle
Modulation cycle i (i=0~1)	i <ac< td=""><td>DC+1 128</td></ac<>	DC+1 128
	i≥AC	DC 128

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

	PWM Cycle Frequency	PWM Cycle Duty
$f_{SYS}/64$ for (6+2) bits mode $f_{SYS}/128$ for (7+1) bits mode	f _{SYS} /256	[PWM]/256

A/D Converter

The 8 channels and 10 bits resolution A/D converter are implemented in this microcontroller. The reference voltage is VDD. The A/D converter contains 4 special registers which are; ADRL (24H), ADRH (25H), ADCR (26H) and ACSR (27H). The ADRH and ADRL are A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. If the users want to start an A/D conversion, define PB configuration, select the converted analog channel, and give START bit a rising edge and falling edge $(0\rightarrow1\rightarrow0)$. At the end of A/D conversion, the EOCB bit is cleared. The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There are a total of eight channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line decided by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled and the A/D converter circuit is powered-on. The EOCB bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of the A/D converter. Giving START bit a rising edge and falling edge means that the A/D conversion has started. In order to ensure that the A/D conversion is completed, the START should remain at "0" until the EOCB is cleared to "0" (end of A/D conversion).

Bit 7 of the ACSR register is used for test purposes only and must not be used for other purposes by the application program. Bit1 and bit0 of the ACSR register are used to select the A/D clock source.

The EOCB bit is set to "1" when the START bit is set from "0" to "1"

Important Note for A/D initialization:

Special care must be taken to initialize the A/D converter each time the Port B A/D channel selection bits are modified, otherwise the EOCB flag may be in an undefined condition. An A/D initialization is implemented by setting the START bit high and then clearing it to zero within 10 instruction cycles of the Port B channel selection bits being modified. Note that if the Port B channel selection bits are all cleared to zero then an A/D initialization is not required.

Bit No.	Label	Function
0	ADCS0 ADCS1	Selects the A/D converter clock source 00= system clock/2 01= system clock/8 10= system clock/32 11= undefined
2~6	_	Unused bit, read as "0"
7	TEST	For test mode used only

ACSR (27H) Register



Bit No.	Label	Function
0	ACS0 ACS1	Defines the analog channel select.
2	ACS2	Defines the analog Charmer Select.
3 4 5	PCR0 PCR1 PCR2	Defines the port B configuration select. If PCR0, PCR1 and PCR2 are all zero, the ADC circuit is power off to reduce power consumption
6	EOCB	Indicates end of A/D conversion. (0 = end of A/D conversion) Each time bits 3~5 change state the A/D should be initialized by issuing a START signal, otherwise the EOCB flag may have an undefined condition. See "Important note for A/D initialization".
7	START	Starts the A/D conversion. (0→1→0= start; 0→1= Reset A/D converter and set EOCB to "1")

ADCR (26H) Register

PCR2	PCR1	PCR0	7	6	5	4	3	2	1	0
0	0	0	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
0	0	1	PB7	PB6	PB5	PB4	PB3	PB2	PB1	AN0
0	1	0	PB7	PB6	PB5	PB4	PB3	PB2	AN1	AN0
0	1	1	PB7	PB6	PB5	PB4	PB3	AN2	AN1	AN0
1	0	0	PB7	PB6	PB5	PB4	AN3	AN2	AN1	AN0
1	0	1	PB7	PB6	PB5	AN4	AN3	AN2	AN1	AN0
1	1	0	PB7	PB6	AN5	AN4	AN3	AN2	AN1	AN0
1	1	1	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0

Port B Configuration

ACS2	ACS1	ACS0	Analog Channel
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

Analog Input Channel Selection

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL	D1	D0		_	_	_	_	_
ADRH	D9	D8	D7	D6	D5	D4	D3	D2

Note: D0~D9 is A/D conversion result data bit LSB~MSB.

ADRL (24H), ADRH (25H) Register

Rev. 2.10 23 June 6, 2014



The following programming example illustrates how to setup and implement an A/D conversion. The method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete.

Example: using EOCB Polling Method to detect end of conversion

mov a,00000001B

mov ACSR,a ; setup the ACSR register to select $f_{SYS}/8$ as the A/D clock mov a,00100000B ; setup ADCR register to configure Port PB0~PB3 as A/D inputs

mov ADCR,a ; and select AN0 to be connected to the A/D converter

:

; As the Port B channel bits have changed the following START

; signal (0-1-0) must be issued within 10 instruction cycles $% \left(1\right) =\left(1\right) \left(1\right)$

Start_conversion:

clr START

set START ; reset A/D clr START ; start A/D

Polling_EOC:

sz EOCB ; poll the ADCR register EOCB bit to detect end of A/D conversion

jmp polling_EOC ; continue polling

mov a,ADRH ; read conversion result high byte value from the ADRH register


mov adrh_buffer,a ; save result to user defined memory

mov a,ADRL ; read conversion result low byte value from the ADRL register

mov adrl_buffer,a ; save result to user defined memory

:

jmp start_conversion ; start next A/D conversion



Note: A/D clock must be fsys/2, fsys/8 or fsys/32

tadcs=32tad tadc=76tad

A/D Conversion Timing




LCD Display Memory

The device provides an area of embedded data memory for LCD display. This area is located from 40H to 60H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "1", any data written into 40H~60H will effect the LCD display. When the BP is cleared to "0" or "1", any data written into 40H~60H means to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.




The output number of the device LCD driver can be 33×2 or 33×3 or 32×4 by option (i.e., 1/2 duty, 1/3 duty or 1/4



Display Memory


duty). The bias type LCD driver can be "R" type or "C" type. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The LCD driver bias voltage can be 1/2 bias or 1/3 bias by option. If 1/2 bias is selected, a capacitor mounted between V2 pin and ground is required. If 1/3 bias is selected, two capacitors are needed for V1 and V2 pins. Refer to application diagram.



Note: 1/4 duty, 1/3 bias, C type: "VA" 3/2 VLCD, "VB" VLCD, "VC" 1/2 VLCD 1/4 duty, 1/3 bias, R type: "VA" VLCD, "VB" 2/3 VLCD, "VC" 1/3 VLCD

LCD Driver Output





Note: "*" Omit the COM2 signal, if the 1/2 duty LCD is used.

LCD Driver Output (1/3 Duty, 1/2 Bias, R/C Type)

Condition	Option				
Condition	Low Bias Current (Typ.)	High Bias Current (Typ.)			
1/3 Bias	(VLCD/4.5)×15μA	(VLCD/4.5)×45μA			
1/2 Bias	(VLCD/3)×15μA	(VLCD/3)×45μA			

"R" Type Bias Current

Note: The LCD bias type must select the R type by option.

LCD Segments as Logical Output

The SEG0~SEG23 also can be optioned as logical output, once an LCD segment is optioned as a logical output, the content of bit0 of the related segment address in LCD RAM will appear on the segment.

SEG0~SEG7 is together byte optioned as logical output, SEG8~SEG15 are bit individually optioned as logical outputs.

LCD Type	R Type C Type			R Type		С Туре
LCD Bias Type	1/2 bias	1/3 bias	1/2 bias 1/3 bias			
V _{MAX}	If V _{DD} >V _{LCD} , the else V _{MAX} control		ect to V _{DD,}	If $V_{DD} > \frac{3}{2} V_{LCD}$, then V_{MAX} connect to V_{DD} , else V_{MAX} connect to V1		

Rev. 2.10 26 June 6, 2014



Low Voltage Reset/Detector Functions

There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the LVD options is enabled, the user can use the RTCC.3 to enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is disabled

The RTCC register definitions are listed below.

Bit No.	Label	Function
0~2	RT0~RT2	8 to 1 multiplexer control inputs to select the real clock prescaler output
3	LVDC	LVD enable/disable (1/0)
4	QOSC	32768Hz OSC quick start-up oscillating 0/1: quickly/slowly start
5	LVDO	LVD detection output (1/0) 1: low voltage detected, read only
6~7	_	Unused bit, read as "0"

RTCC (09H) Register


The LVR has the same effect or function with the external RES signal which performs chip reset. During HALT state, LVR is disabled both LVR and LVD are disabled.

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range 0.9V~V_{LVR}, such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V \sim V_{LVR}) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.

*2: Since low voltage state has to be maintained in its original state for over 1ms, therefore after 1ms delay, the device enters the reset mode.



Options

The following shows the options in the device. All these options should be defined in order to ensure proper functioning system.

Options

OSC type selection. This option is to decide if an RC or crystal or 32768Hz crystal oscillator is chosen as system clock.

WDT, RTC and time base clock source selection.

There are three types of selections: system clock/4 or RTC OSC or WDT OSC.

WDT enable/disable selection. WDT can be enabled or disabled by option.

WDT time-out period selection. There are four types of selection: WDT clock source divided by $2^{12}/f_S \sim 2^{13}/f_S$, $2^{13}/f_S \sim 2^{14}/f_S$, $2^{14}/f_S \sim 2^{15}/f_S$ or $2^{15}/f_S \sim 2^{16}/f_S$.

CLR WDT times selection. This option defines the method to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear the WDT. "Two times" means only if both of the "CLR WDT1" and "CLR WDT2" have been executed, the WDT can be cleared.

Time Base time-out period selection. The Time Base time-out period ranges from $2^{12}/f_S$ to $2^{15}/f_S$ " f_S " means the clock source selected by options.

Buzzer output frequency selection. There are eight types of frequency signals for buzzer output: $f_S/2^2 \sim f_S/2^9$. " f_S " means the clock source selected by options.

Wake-up selection. This option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge (bit option).

Pull-high selection. This option is to decide whether the pull-high resistance is visible or not in the input mode of the I/O ports. PA, PB and PD can be independently selected (bit option).

I/O pins share with other function selections.

PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs.

LCD common selection.

There are three types of selections: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the 4 common is selected, the segment output pin "SEG32" will be set as a common output.

LCD bias power supply selection.

There are two types of selections: 1/2 bias or 1/3 bias

LCD bias type selection. This option is to determine what kind of bias is selected, R type or C type.

LCD driver clock frequency selection.

There are seven types of frequency signals for the LCD driver circuits: $f_S/2^2 \sim f_S/2^8$. " f_S " stands for the clock source selection by options.

LCD ON/OFF at HALT selection

LCD Segments as logical output selection, (byte, bit, bit, bit, bit, bit, bit, bit option) [SEG0~SEG7], SEG8, SEG9, SEG10, SEG11, SEG12, SEG13, SEG14 or SEG15

LVR selection. LVR has enable or disable options

LVD selection. LVD has enable or disable options

PFD selection. If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively.

PWM selection: (7+1) or (6+2) mode

PD0: level output or PWM0 output

PD1: level output or PWM1 output

PD2: level output or PWM2 output


PD3: level output or PWM3 output

INT0 or INT1 trigger edge selection: disable; high to low; low to high; low to high or high to low

LCD bias current selection: low/high driving current (for R type only).



Application Circuits



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ

The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.

"VMAX" connect to VDD or VLCD or V1 refer to the table.

LCD Type	R T	уре	С Туре			
LCD Bias type	1/2 Bias	1/3 Bias	1/2 Bias 1/3 Bias			
VMAX	If V _{DD} >V _{LCD} , then VMAX corelse VMAX connect to V _{LCD}			If $V_{DD} > 3/2V_{LCD}$, then VMAX connect to V_{DD} , else VMAX connect to V1		

Rev. 2.10 29 June 6, 2014



Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5 µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and

subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Logical and Rotate Operations

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application where rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.



Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table conventions:

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBC A,[m]	Add Data Memory to ACC Add ACC to Data Memory Add immediate data to ACC Add Data Memory to ACC with Carry Add ACC to Data memory with Carry Subtract immediate data from the ACC Subtract Data Memory from ACC Subtract Data Memory from ACC with result in Data Memory Subtract Data Memory from ACC with Carry Subtract Data Memory from ACC with Carry Subtract Data Memory from ACC with Carry, result in Data Memory	1 1 Note 1 1 1 Note 1 1 1 Note 1 1 Note 1 1 Note	Z, C, AC, OV Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	C C
Logic Operation	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] XORM A,X OR A,X CPL [m] CPLA [m]	Logical AND Data Memory to ACC Logical OR Data Memory to ACC Logical XOR Data Memory to ACC Logical AND ACC to Data Memory Logical OR ACC to Data Memory Logical XOR ACC to Data Memory Logical AND immediate Data to ACC Logical OR immediate Data to ACC Logical XOR immediate Data to ACC Complement Data Memory Complement Data Memory with result in ACC	1 1 1 1 Note 1 Note 1 Note 1 1 1 1	Z Z Z Z Z Z Z Z Z Z
	T		_
INCA [m] INC [m] DECA [m] DEC [m]	Increment Data Memory with result in ACC Increment Data Memory Decrement Data Memory with result in ACC Decrement Data Memory	1 1 ^{Note} 1 1 ^{Note}	Z Z Z Z



Rotate Rotate Data Memory right with result in ACC	Mnemonic	Description	Cycles	Flag Affected	
RR [m]	Rotate				
RRC [m]		, ,			
RLA [m]		, , , ,	1 1 ^{Note}	_	
RLCA [m] Rotate Data Memory left through Carry with result in ACC RLC [m] Rotate Data Memory left through Carry with result in ACC RLC [m] Rotate Data Memory left through Carry 1 None Rotate Data Memory to ACC 1 None MOV A, [m] Move Data Memory to ACC 1 None MOV A, [m] Move ACC to Data Memory 1 None MOV A, Move immediate data to ACC 1 None MOV A, Move immediate data to ACC 1 None MOV A, Move immediate data to ACC 1 None Move ACC to Data Memory 1 None None Move ACC to Data Memory 1 None None Move Move Move Move Move Move Move Mov	RLA [m]	Rotate Data Memory left with result in ACC			
RLC [m] Rotate Data Memory left through Carry Data Move MOV A,[m] Move Data Memory to ACC MOV [m].A Move ACC to Data Memory Move immediate data to ACC Bit Operation CLR [m].i Clear bit of Data Memory Set bit of Data Memory is zero Branch JMP addr Skip if Data Memory is zero with data movement to ACC Set [m] Skip if Data Memory is zero to the None Set [m].i Skip if bit i of Data Memory is zero Set [m].i Skip if bit i of Data Memory is zero Set [m].i Skip if bit i of Data Memory is zero Set [m].i Skip if bit of Data Memory is zero Set [m].i Skip if bit of Data Memory is zero Set [m].i Skip if bit of Data Memory is zero Set [m].i Skip if bit of Data Memory is zero Set [m].i Skip if bit of Data Memory is zero Set [m].i Skip if bit of Data Memory is zero Set [m].i Skip if increment Data Memory is zero Set [m].i Skip if increment Data Memory is zero Set [m].i Skip if increment Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result in ACC Set [m].i Skip if decrement Data Memory is zero with result		,			
Data Move MOV A,[m] Move Data Memory to ACC MOV [m],A Move ACC to Data Memory Move immediate data to ACC MOV A,x 1 None None None None None None MOV A,x None None None None None None MOV A,x None None None None None None None MOV A,x 1 Note None None None None None None None Non		, , ,			
MOV [m], A Move ACC to Data Memory Move immediate data to ACC Bit Operation CLR [m], i Set bit of Data Memory 1 None None Branch JMP addr SZ [m] Skip if Data Memory is zero 1 None None SZA [m] Skip if Data Memory is zero 1 None None SZA [m] Skip if Data Memory is zero 1 None None SZA [m] Skip if Data Memory is zero 1 None None SZA [m] Skip if bit i of Data Memory is zero 1 None None SZA [m] Skip if bit i of Data Memory is zero 1 None None SZA [m] Skip if bit i of Data Memory is zero 1 None None SZA [m] Skip if bit i of Data Memory is zero 1 None SNZ [m] Skip if bit i of Data Memory is zero 1 None SNZ [m] Skip if increment Data Memory is zero 1 None SNZ [m] Skip if increment Data Memory is zero 1 None SNZ [m] Skip if increment Data Memory is zero 1 None SNZ [m] Skip if increment Data Memory is zero 1 None SNZ [m] Skip if increment Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None SNZ [m] Skip if decrement Data Memory is zero 1 None Table Read Table Read Table Read None Reat able (current page) to TBLH and Data Memory 2 None None Miscellaneous NOP No operation 1 None None SET [m] Set Data Memory 1 None None SET [m] Set Data Memory 1 None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT Per-clear Watchdog Timer 1 TO, PDF CLR WDT Per-clear Watchdog Timer 1 TO, PDF CLR WDT Swap nibbles of Data Memory with result in ACC 1 None		Trouble Later months, for among the carry	-		
MOV [m], A Move ACC to Data Memory MOV A, x Move immediate data to ACC 1 None None Bit Operation Bit Operation CLR [m], i Set bit of Data Memory Set [m], i Set bit of Data Memory 1 Note None Branch Branch JMP addr Skip if Data Memory is zero 1 Note None SZ [m] Skip if Data Memory is zero with data movement to ACC 1 Note None SZ [m] Skip if Data Memory is zero with data movement to ACC 1 Note None SNZ [m] Skip if bit i of Data Memory is zero 1 Note None SNZ [m] Skip if bit i of Data Memory is zero 1 Note None SNZ [m] Skip if bit i of Data Memory is zero 1 Note None SNZ [m] Skip if increment Data Memory is zero 1 Note None SIZA [m] Skip if increment Data Memory is zero with result in ACC 1 Note None SDZ [m] Skip if decrement Data Memory is zero with result in ACC 1 Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 1 Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 1 None None RET Return from subroutine call 2 None RET Return from subroutine and load immediate data to ACC 2 None RET Return from in	MOV A,[m]	Move Data Memory to ACC	1	None	
Bit Operation CLR [m].i	L 2'	Move ACC to Data Memory	1 ^{Note}		
CLR [m].i	MOV A,x	Move immediate data to ACC	1	None	
Set m i Set bit of Data Memory 1 Note None	Bit Operation				
Branch JMP addr Skip if Data Memory is zero SZ [m] Skip if Data Memory is zero with data movement to ACC SZ [m]. Skip if Data Memory is zero with data movement to ACC JNote None SZ [m]. Skip if bit i of Data Memory is zero SNZ [m]. Skip if bit i of Data Memory is zero None SNZ [m]. Skip if bit i of Data Memory is zero None SNZ [m]. Skip if bit i of Data Memory is zero None SNZ [m]. Skip if increment Data Memory is zero SNZ [m] Skip if increment Data Memory is zero None SDZ [m] Skip if increment Data Memory is zero None SNZ [m] Skip if increment Data Memory is zero with result in ACC None SNZ [m] Skip if increment Data Memory is zero with result in ACC None SNZ [m] Skip if decrement Data Memory is zero with result in ACC None SNZ [m] Skip if increment Data Memory is zero with result in ACC None SNZ [m] Skip if increment Data Memory is zero with result in ACC None SNZ [m] Skip if increment Data Memory is zero with result in ACC None SNZ [m] Skip if increment Data Memory is zero with result in ACC None RET Return from subroutine RET Return from subroutine RET Return from subroutine and load immediate data to ACC None RET Return from subroutine and load immediate data to ACC None RET Return from interrupt Read table (current page) to TBLH and Data Memory None None Miscellaneous NOP No operation Clear Data Memory None SET [m] Set Data Memory None CLR [m] Set Data Memory None CLR WDT1 Clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory with result in ACC 1 None		T T T T T T T T T T T T T T T T T T T			
JMP addr Jump unconditionally 2 None SZ [m] Skip if Data Memory is zero 1 1 Note None SZ [m] Skip if Data Memory is zero 1 1 Note None SZ [m] Skip if Data Memory is zero with data movement to ACC 1 1 Note None SZ [m].i Skip if bit i of Data Memory is zero 1 1 Note None SNZ [m].i Skip if bit i of Data Memory is not zero 1 Note None SNZ [m].i Skip if bit i of Data Memory is not zero 1 Note None SDZ [m] Skip if increment Data Memory is zero 1 Note None SDZ [m] Skip if decrement Data Memory is zero 1 Note None SDZ [m] Skip if increment Data Memory is zero 1 Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 1 Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 2 None RET Return from subroutine and load immediate data to ACC 2 None RET Return from subroutine and load immediate data to ACC 2 None RET Return from subroutine and load immediate data to ACC 2 None RETI Return from interrupt 2 None RETABRDC [m] Read table (current page) to TBLH and Data Memory 2 Note None None None Miscellaneous NOP No operation 1 None None SET [m] Set Data Memory 1 None None SET [m] Set Data Memory 1 None None CLR [m] Set Data Memory 1 None None None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory with result in ACC 1 None None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None None SwaPA [m] Swap nibbles of Data Memory with result in ACC 1 None None SwaPA [m] Swap nibbles of Data Memory with result in ACC 1 None None None None None None None None	SET [m].i	Set bit of Data Memory	1 ^{Note}	None	
SZ [m] Skip if Data Memory is zero SZA [m] Skip if Data Memory is zero with data movement to ACC SZA [m] Skip if Data Memory is zero with data movement to ACC SZ [m].i Skip if bit i of Data Memory is zero SNZ [m].i Skip if bit i of Data Memory is not zero SNZ [m].i Skip if bit i of Data Memory is not zero SNZ [m]. Skip if increment Data Memory is zero SDZ [m] Skip if increment Data Memory is zero SDZ [m] Skip if decrement Data Memory is zero SDZ [m] Skip if decrement Data Memory is zero with result in ACC SDZA [m] Skip if decrement Data Memory is zero with result in ACC SDZA [m] Skip if decrement Data Memory is zero with result in ACC SDZA [m] Skip if decrement Data Memory is zero with result in ACC SDZA [m] Skip if decrement Data Memory is zero with result in ACC SUBTORITION SALE AND	Branch				
SZA [m] Skip if Data Memory is zero with data movement to ACC 1 Note None SZ [m].i Skip if bit i of Data Memory is zero 1 Note None SIZ [m].i Skip if bit i of Data Memory is not zero 1 Note None SIZ [m] Skip if bit i of Data Memory is zero 1 Note None SIZ [m] Skip if increment Data Memory is zero 1 Note None SDZ [m] Skip if decrement Data Memory is zero 1 Note None SIZA [m] Skip if increment Data Memory is zero with result in ACC 1 Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 1 Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 2 None RET Return from subroutine all 2 None RET Return from subroutine 2 None RET Return from subroutine and load immediate data to ACC 2 None RET Return from interrupt 2 None RET Return from interrupt 2 None RET Redurn from interrupt 2 None RET Redurn from interrupt 2 None Read table (last page) to TBLH and Data Memory 2 Note None Read table (last page) to TBLH and Data Memory 2 Note None None Miscellaneous NOP No operation 1 None SET [m] Clear Data Memory 1 Note None SET [m] Set Data Memory 1 Note None None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT Pre-clear Watchdog Timer 1 TO, PDF CLR WDT Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory with result in ACC 1 None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None		1 .			
SZ [m], i Skip if bit i of Data Memory is zero 1 Note None SNZ [m], i Skip if bit i of Data Memory is not zero 1 Note None SIZ [m] Skip if bit i of Data Memory is zero 1 Note None SDZ [m] Skip if increment Data Memory is zero 1 Note None SDZ [m] Skip if decrement Data Memory is zero 1 Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 1 Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 2 None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 3 None None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 4 None None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 5 None None None None RET Return from subroutine and load immediate data to ACC 2 None RET Return from subroutine and load immediate data to ACC 2 None RET Return from interrupt 2 None Read table (current page) to TBLH and Data Memory 2 None None None None None None None None		, ,			
SNZ [m]. Skip if bit i of Data Memory is zero SNZ [m]. Skip if bit i of Data Memory is zero SNZ [m] Skip if increment Data Memory is zero SNZ [m] Skip if decrement Data Memory is zero SNZ [m] Skip if decrement Data Memory is zero SNZ [m] Skip if increment Data Memory is zero with result in ACC SNZ [m] Skip if increment Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if decrement Data Memory is zero with result in ACC SNZ [m] Skip if lot in None Thote None TABROL [m] Return from subroutine and load immediate data to ACC SNZ [m] Sead table (current page) to TBLH and Data Memory SNZ [m] SNZ					
SIZ [m] Skip if increment Data Memory is zero 1, Note SDZ [m] Skip if decrement Data Memory is zero 1, Note None SIZA [m] Skip if decrement Data Memory is zero 1, Note None SIZA [m] Skip if increment Data Memory is zero with result in ACC 1, Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 1, Note None SDZA [m] Skip if decrement Data Memory is zero with result in ACC 2, None RET Return from subroutine and load immediate data to ACC 2, None RET Return from subroutine and load immediate data to ACC 2, None RETI Return from interrupt 2, None RETI Return from interrupt 2, None RETI Read table (current page) to TBLH and Data Memory 2, None None Read table (last page) to TBLH and Data Memory 2, None None None Miscellaneous NOP No operation 1 None CLR [m] Set Data Memory 1, None SET [m] Set Data Memory 1, None None SET [m] Set Data Memory 1, None None CLR WDT Clear Watchdog Timer 1, TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1, TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1, None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1, None None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1, None		, .			
SDZ [m] Skip if decrement Data Memory is zero SIZA [m] Skip if increment Data Memory is zero with result in ACC SIZA [m] Skip if increment Data Memory is zero with result in ACC SDZA [m] Skip if decrement Data Memory is zero with result in ACC SUBTOULT IN THE WORLD IN THE W		'			
SIZA [m] Skip if increment Data Memory is zero with result in ACC SIZA [m] Skip if increment Data Memory is zero with result in ACC SIZA [m] Skip if decrement Data Memory is zero with result in ACC CALL addr Subroutine call RET Return from subroutine RET Return from subroutine and load immediate data to ACC RETI Return from interrupt Z None RETI Return from interrupt Read table (current page) to TBLH and Data Memory TABRDC [m] Read table (last page) to TBLH and Data Memory TABRDL [m] Read table (last page) to TBLH and Data Memory NOP No operation CLR [m] Clear Data Memory SET [m] Set Data Memory CLR WDT Clear Watchdog Timer CLR WDT1 Pre-clear Watchdog Timer CLR WDT2 Pre-clear Watchdog Timer SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None 1 None 1 None None None 1 TO, PDF None		, ,			
SDZA [m] Skip if decrement Data Memory is zero with result in ACC CALL addr Subroutine call RET Return from subroutine RET Return from subroutine and load immediate data to ACC RETI Return from interrupt RETI Return from subroutine and load immediate data to ACC RETI Return from subroutine and load immediate data to ACC RETI Return from interrupt Read table (current page) to TBLH and Data Memory TABRDC [m] Read table (current page) to TBLH and Data Memory Read table (last page) to TBLH and Data Memory Miscellaneous NOP No operation CLR [m] Clear Data Memory Set Data Memory CLR WDT Clear Watchdog Timer CLR WDT1 Pre-clear Watchdog Timer CLR WDT2 Pre-clear Watchdog Timer SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None		, ,			
CALL addr Subroutine call 2 None RET Return from subroutine and load immediate data to ACC RETI Return from subroutine and load immediate data to ACC RETI Return from interrupt 2 None RET A,x Return from interrupt 2 None RET BRETI Read table (current page) to TBLH and Data Memory TABRDC [m] Read table (current page) to TBLH and Data Memory 2 None Read table (last page) to TBLH and Data Memory 2 None Miscellaneous NOP No operation 1 None CLR [m] Clear Data Memory 1 None SET [m] Set Data Memory 1 None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory with result in ACC 1 None SWAPA [m] Swap nibbles of Data Memory with result in ACC					
RET Return from subroutine RET A,x Return from subroutine and load immediate data to ACC 2 None RETI Return from interrupt 2 None Table Read TABRDC [m] Read table (current page) to TBLH and Data Memory 2 Note None Miscellaneous NOP No operation Clear Data Memory 2 Note None SET [m] Set Data Memory 1 None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory with result in ACC 1 None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None			'		
RET A,x Return from subroutine and load immediate data to ACC RETI Return from interrupt 2 None Table Read TABRDC [m] Read table (current page) to TBLH and Data Memory Read table (last page) to TBLH and Data Memory 2 Note None Miscellaneous NOP No operation 1 None CLR [m] Clear Data Memory 2 Note None SET [m] Set Data Memory 1 Note None None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory with result in ACC 1 None					
RETI Return from interrupt 2 None Table Read TABRDC [m] Read table (current page) to TBLH and Data Memory Read table (last page) to TBLH and Data Memory 2 Note None Miscellaneous NOP No operation 1 None CLR [m] Clear Data Memory 2 None SET [m] Set Data Memory 1 None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory with result in ACC 1 None					
Table Read TABRDC [m] Read table (current page) to TBLH and Data Memory Read table (last page) to TBLH and Data Memory 2 Note None Miscellaneous NOP No operation 1 None CLR [m] Clear Data Memory 1 Note None SET [m] Set Data Memory 1 Note None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory with result in ACC 1 None	'		_		
TABRDC [m] Read table (current page) to TBLH and Data Memory Read table (last page) to TBLH and Data Memory Read table		Return from interrupt	2	None	
Mode Table (m) Read table (last page) to TBLH and Data Memory 2 Note None Miscellaneous NOP No operation 1 None None CLR [m] Clear Data Memory 1 Note None SET [m] Set Data Memory 1 Note None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory 1 None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None		Dood table (assessed to analyte TDLL) and Data Manager.	o.Note	Nama	
Miscellaneous NOP No operation 1 None CLR [m] Clear Data Memory 1 Note None SET [m] Set Data Memory 1 Note None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory 1 None None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None			_		
CLR [m] Clear Data Memory 1 Note None SET [m] Set Data Memory 1 Note None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory 1 Note None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None		The trade table (last page) to 1921 and 94th Methods			
CLR [m] Clear Data Memory 1 Note None SET [m] Set Data Memory 1 Note None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory 1 Note None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None			1	None	
SET [m] Set Data Memory 1 None CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory 1 None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None		· ·			
CLR WDT Clear Watchdog Timer 1 TO, PDF CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory 1 None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None					
CLR WDT1 Pre-clear Watchdog Timer 1 TO, PDF CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory 1 None None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None			•		
CLR WDT2 Pre-clear Watchdog Timer 1 TO, PDF SWAP [m] Swap nibbles of Data Memory 1 None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None	_				
SWAP [m] Swap nibbles of Data Memory 1 None SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None	_				
SWAPA [m] Swap nibbles of Data Memory with result in ACC 1 None			1 Note		
		· · · · · · · · · · · · · · · · · · ·	-		
		1 .			

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.

Rev. 2.10 32 June 6, 2014



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added. The result is

stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ $Affected flag(s) \qquad OV, Z, AC, C$

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow \text{ACC} + [m] \\ \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \\ \end{array}$

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC \ "AND" \ [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" x$

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND op-

eration. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z





CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then in-

crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruc-

tion.

Operation Stack ← Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & [m].i \leftarrow 0 \\ \\ \text{Affected flag(s)} & \text{None} \end{array}$

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ PDF $\leftarrow 0$

Affected flag(s) TO, PDF

CLR WDT1 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CLR WDT2 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF



CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow \overline{[m]}$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow \overline{[m]}$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value re-

sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is

greater than 100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H \text{ or }$

[m] \leftarrow ACC + 06H or [m] \leftarrow ACC + 60H or [m] \leftarrow ACC + 66H

Affected flag(s) C

DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the Accu-

mulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents

of the Data Memory and registers are retained. The WDT and prescaler are cleared. The

power down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

PDF ← 1

Affected flag(s) TO, PDF





INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu-

lator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$

Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation

Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper-

ation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z





OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper-

ation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the re-

stored address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the

specified immediate data. Program execution continues at the restored address.

Operation Program Counter \leftarrow Stack

 $\mathsf{ACC} \leftarrow \mathsf{x}$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by set-

ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed be-

fore returning to the main program.

Operation Program Counter ← Stack

 $\mathsf{EMI} \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0.

Operation [m].(i+1) \leftarrow [m].i; (i = 0 \sim 6)

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

RLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0. The rotated result is stored in the Accumulator and the contents of the Data Memory re-

main unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i = 0~6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None



RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i = 0~6)$

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces

the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i = 0~6)

 $\begin{array}{c} ACC.0 \leftarrow C \\ C \leftarrow [m].7 \end{array}$

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into

bit 7.

Operation [m].i \leftarrow [m].(i+1); (i = 0 \sim 6)

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro-

tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data

Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i = 0~6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i = 0 \sim 6)

 $[m].7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s) C

RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re-

places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i = 0~6)

ACC.7 ← C

 $C \leftarrow [m].0$

Affected flag(s) C





SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or

zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m] = 0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0, the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC = 0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

 $\label{eq:continuous} \mbox{Operation} \qquad \mbox{ [m]} \leftarrow \mbox{FFH}$ $\mbox{Affected flag(s)} \qquad \mbox{None}$

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m].i \leftarrow 1 \\ \\ \text{Affected flag(s)} & & \text{None} \end{array}$





SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m] = 0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC = 0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m].i \neq 0

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow \mathsf{ACC} - [m] \\ \\ \text{Affected flag(s)} & & \mathsf{OV, Z, AC, C} \end{array}$

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumu-

lator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will

be set to 1.

 $\label{eq:acceleration} \mbox{ Operation } \mbox{ ACC} \leftarrow \mbox{ACC} - \mbox{x}$ $\mbox{ Affected flag(s) } \mbox{ OV, Z, AC, C}$



SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As

this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruc-

tion.

Operation Skip if [m] = 0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is

zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m] = 0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i = 0

Affected flag(s) None

TABRDC [m] Read table (current page) to TBLH and Data Memory

Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

 $\mathsf{TBLH} \leftarrow \mathsf{program} \; \mathsf{code} \; (\mathsf{high} \; \mathsf{byte})$

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None





XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR op-

eration. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$

Affected flag(s) Z



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- · Packing Meterials Information
- · Carton information

Rev. 2.10 43 June 6, 2014



52-pin LQFP (14mm×14mm) Outline Dimensions




Comphal	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
Α	0.622	0.630	0.638	
В	0.547	0.551	0.555	
С	0.622	0.630	0.638	
D	0.547	0.551	0.555	
E	_	0.039 BSC	_	
F	0.015	_	0.019	
G	0.053	0.055	0.057	
Н	_	_	0.063	
I	0.002	_	0.008	
J	0.018	_	0.030	
K	0.005	_	0.007	
α	0°	_	7 °	

Complete	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	15.80	16.00 BSC	16.20	
В	13.90	14.00 BSC	14.10	
С	15.80	16.00 BSC	16.20	
D	13.90	14.00 BSC	14.10	
E	_	1.00 BSC	_	
F	0.39	_	0.48	
G	1.35	1.40	1.45	
Н	_	_	1.60	
I	0.05	_	0.20	
J	0.45	_	0.75	
K	0.13		0.18	
α	0°		7°	

Rev. 2.10 44 June 6, 2014



100-pin LQFP (14mm×14mm) Outline Dimensions



Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
Α	_	0.630 BSC	_	
В	_	0.551 BSC	_	
С	_	0.630 BSC	_	
D	_	0.551 BSC	_	
E	_	0.020 BSC	_	
F	0.007	0.009	0.011	
G	0.053	0.055	0.057	
Н	_	_	0.063	
I	0.002	_	0.006	
J	0.018	0.024	0.030	
K	0.004	_	0.008	
α	0°	_	7 °	

Cumhal	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
Α	_	16 BSC	_	
В	_	14 BSC	_	
С	_	16 BSC	_	
D	_	14 BSC	_	
E	_	0.50 BSC	_	
F	0.17	0.22	0.27	
G	1.35	1.40	1.45	
Н	_	_	1.60	
I	0.05	_	0.15	
J	0.45	0.60	0.75	
K	0.09	_	0.20	
α	0°	_	7°	



Copyright © 2014 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.