

A/D NFC Flash MCU

# HT45F4050

Revision: V1.10 Date: November 19, 2019

www.holtek.com



# **Table of Contents**

Features	7
CPU Features	
Peripheral Features	7
General Description	8
Block Diagram	9
Pin Assignment	10
Pin Description	10
Absolute Maximum Ratings	15
D.C. Characteristics	15
A.C. Characteristics	18
Memory Characteristics	20
A/D Converter Electrical Characteristics	21
Internal Reference Voltage Electrical Characteristics	22
LVD & LVR Electrical Characteristics	
Comparator Electrical Characteristics	24
Software Controlled LCD Driver Electrical Characteristics	
Power on Reset Characteristics	25
System Architecture	25
Clocking and Pipelining	
Program Counter	. 26
Stack	. 27
Arithmetic and Logic Unit – ALU	. 27
Flash Program Memory	
Structure	
Special Vectors	
Look-up Table	
Table Program Example In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	
Data Memory	
Data Memory Addressing	
General Purpose Data Memory	
Special Purpose Data Memory	
Special Function Register Description	34
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H	. 34
Accumulator – ACC	. 36
Program Counter Low Register – PCL	. 36



Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	
EEPROM Data Memory	
EEPROM Data Memory Structure	
EEPROM Registers	
Reading Data from the EEPROM	
Writing Data to the EEPROM	
Write Protection	
EEPROM Interrupt	
Programming Considerations	
Oscillators	
Oscillator Overview	
System Clock Configurations	
External Crystal/Ceramic Oscillator – HXT	
Internal RC Oscillator – HIRC	
External 32.768kHz Crystal Oscillator – LXT	
Internal 32kHz Oscillator – LIRC	
Operating Modes and System Clocks	45
System Clocks	
System Operation Modes	
Control Register	
Operating Mode Switching	
Standby Current Considerations	
y Wake-up	
Watchdog Timer	55
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	
Reset and Initialisation	
Reset Functions	
Reset Initial Conditions	
Input/Output Ports	
Pull-high Resistors	
Port A Wake-up I/O Port Control Registers	
I/O Port Source Current Control	
I/O Port Power Source Control	
Pin-shared Functions	
I/O Pin Structures	
Programming Considerations	
Timer Modules – TM	-
Introduction	
TM Operation TM Clock Source	

November 19, 2019

TM Interrupts	
TM External Pins	79
Programming Considerations	
Compact Type TM – CTM	81
Compact Type TM Operation	
Compact Type TM Register Description	
Compact Type TM Operating Modes	85
Standard Type TM – STM	91
Standard Type TM Operation	
Standard Type TM Register Description	
Standard Type TM Operation Modes	
Periodic Type TM – PTM	105
Periodic Type TM Operation	105
Periodic Type TM Register Description	
Periodic Type TM Operation Modes	109
Analog to Digital Converter – ADC	
A/D Converter Overview	
A/D Converter Register Description	119
A/D Converter Reference Voltage	122
A/D Converter Input Signals	123
A/D Converter Operation	124
A/D Conversion Rate and Timing Diagram	
Summary of A/D Conversion Steps	126
Programming Considerations	127
A/D Conversion Function	127
A/D Converter Programming Examples	128
Comparator	130
Comparator Operation	130
Comparator Registers	130
Input Offset Calibration	132
Serial Interface Module – SIM	133
SPI Interface	133
I <sup>2</sup> C Interface	
UART Interface	152
UART External Pins	153
UART Data Transfer Scheme	153
UART Status and Control Registers	153
Baud Rate Generator	159
UART Setup and Control	
UART Transmitter	
UART Receiver	
Managing Receiver Errors	
UART Interrupt Structure	165
UART Power Down and Wake-up	

Near Field Communication – NFC	167
NFC Power Management	
NFC Memory	
NFC Control Registers	
Collisions between the MCU and NFC RF Interface	
NFC State Diagram and Logical Status Descriptions	
NFC Command Set	
SCOM Controlled LCD Driver	189
LCD Operation	
LCD Bias Current Control	
Interrupts	191
Interrupt Registers	
Interrupt Operation	
External Interrupts	
Comparator Interrupt	
Multi-function Interrupts	
A/D Converter Interrupt	
Time Base Interrupts	
Serial Interface Module Interrupt	
UART Transfer Interrupt	
NFC Interrupt	
EEPROM Write Interrupt	
LVD Interrupt	
TM Interrupts	
Interrupt Wake-up Function	
Programming Considerations	
Low Voltage Detector – LVD	203
LVD Register	
LVD Operation	
Configuration Options	
Application Descriptions	
NFC Operating Principle	
Hardware Block Diagram	
Hardware Circuit	
Instruction Set	
Introduction	
Instruction Timing	
Moving and Transferring Data	
Arithmetic Operations	
Logical and Rotate Operation	210
Branches and Control Transfer	
Bit Operations	
	210 210 210

November 19, 2019



Instruction Set Summary	211
Table Conventions	211
Extended Instruction Set	
Instruction Definition	
Extended Instruction Definition	
Package Information	
48-pin LQFP (7mm × 7mm) Outline Dimensions	



### **Features**

#### **CPU Features**

- Operating Voltage
  - f<sub>SYS</sub>=4MHz: 1.8V~5.5V
  - f<sub>SYS</sub>=8MHz: 2.0V~5.5V
  - f<sub>SYS</sub>=12MHz: 2.7V~5.5V
  - ◆ f<sub>SYS</sub>=16MHz: 3.3V~5.5V
- Up to 0.25  $\mu s$  instruction cycle with 16MHz system clock at  $V_{\text{DD}}{=}5V$
- Power down and wake-up functions to reduce power consumption
- Oscillator types
  - External High Speed Crystal HXT
  - Internal High Speed RC HIRC
  - External Low Speed 32.768kHz Crystal LXT
  - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in one to three instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 8K×16
- RAM Data Memory: 256×8
- True EEPROM Memory: 64×8
- Watchdog Timer function
- 41 bidirectional I/O lines
- I/O source current programmable
- Software controlled 4-SCOM lines LCD driver with 1/2 bias
- · Two external interrupt lines shared with I/O pins
- Multiple Timer Modules for time measure, input capture, compare match output, PWM output or single pulse output functions
- Serial Interfaces Module SIM for SPI or  $I^2\!C$
- Single Fully-duplex Universal Asynchronous Receiver and Transmitter Interface UART
- Dual Time-Base functions for generation of fixed time interrupt signals
- One comparator function
- 13 external channels 12-bit resolution A/D converter



- NFC AFE (can only be tuned under  $V_{DD}=2.2V\sim5.5V$ )
  - Standards: NFC Forum Type 2 and ISO14443 Type A
  - Demodulation: 100% ASK
  - RF data rate: 106 kbit/s
  - + LDO supply power (1.8V) for 100% ASK demodulator and NFC clock recovery
  - NFC EEPROM: 256 bytes
  - NFC SRAM: 64 bytes
- Low Voltage Reset function
- Low Voltage Detect function
- Package type: 48-pin LQFP

### **General Description**

The device is an Flash Memory type 8-bit high performance RISC architecture microcontroller especially designed fro Near Field Communication, NFC, applications. Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc, however the unique feature of this device is its fully integrated NFC circuitry.

Analog features include a multi-channel 12-bit A/D converter and a comparator function. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI, I<sup>2</sup>C and UART interface functions, popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.


A full choice of external and internal, high speed and low speed oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimize power consumption.

The device includes a new NFC Forum compliant Type 2 tag product based on NFC-A technology for the 13.56MHz contactless IC card standards and for the ISO/IEC14443 Type A specifications. Being compliant with the ISO/IEC14443A Reader/Writer Passive communication mode, the device can be accessed by other NFC devices with an extremely short connection time with the advantage of extra-low power consumption.

The inclusion of flexible I/O programming features, timebase functions along with many other features ensure that the device will find excellent use in applications such as smart meters, smart appliances, NFC data loggers in addition to many others.




# **Block Diagram**





# **Pin Assignment**



- Notes: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
  - 2. The actual device and its equivalent OCDS EV device share the same package type, however the OCDS EV device part number is HT45V4050. Pins OCDSCK and OCDSDA which are pin-shared with PA2 and PA0 are only used for the OCDS EV device.

## **Pin Description**

With the exception of the power pins, all pins on the device can be referenced by its Port name, e.g. PA0, PA1 etc., which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OPT	I/T	O/T	Description
PA0/ICPDA/	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
OCDSDA	ICPDA	—	ST	CMOS	ICP Address/Data pin
	OCDSDA	_	ST	CMOS	OCDS Address/Data pin, for EV chip only
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA1/INT0/SCS	INTO	PAS0 INTEG INTC0 IFS1	ST		External Interrupt 0
	SCS	PAS0 IFS0	ST	CMOS	SPI slave select



Pin Name	Function	OPT	I/T	O/T	Description
PA2/ICPCK/	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
OCDSCK	ICPCK	—	ST	—	ICP Clock pin
	OCDSCK	—	ST	—	OCDS Clock pin, for EV chip only
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA3/INT1/SDO	INT1	PAS0 INTEG INTC2 IFS1	ST	_	External Interrupt 1
	SDO	PAS0	_	CMOS	SPI data output
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA4/SDI/SDA	SDI	PAS1 IFS0	ST	_	SPI data input
	SDA	PAS1 IFS0	ST	NMOS	I <sup>2</sup> C data line
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA5/SCK/SCL	SCK	PAS1 IFS0	ST	CMOS	SPI serial Clock
	SCL	PAS1 IFS0	ST	NMOS	I <sup>2</sup> C clock line
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA6/INT0/RX	INTO	PAS1 INTEG INTC0 IFS1	ST	_	External Interrupt 0
	RX	PAS1	ST		UART RX serial data input
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA7/INT1/TX	INT1	PAS1 INTEG INTC2 IFS1	ST	_	External Interrupt 1
	TX	PAS1	_	CMOS	UART TX serial data output
PB0/CX	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	СХ	PBS0	_	CMOS	Comparator output
	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PB1/PTPI/PTP	PTPI	PBS0 IFS0	ST	_	PTM capture input
	PTP	PBS0	_	CMOS	PTM output



Pin Name	Function	OPT	I/T	O/T	Description
	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PB2/PTCK/PTPB	PTCK	PBS0 IFS0	ST	_	PTM clock input
	PTPB	PBS0	_	CMOS	PTM inverted output
PB3/CTP	PB3 PBPU ST CMOS General purpose I/O. Register en		General purpose I/O. Register enabled pull-high.		
	CTP	PBS0	_	CMOS	CTM output
	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
PB4/CTCK/CTPB	СТСК	PBS1 IFS0	ST	_	CTM clock input
	CTPB	PBS1	—	CMOS	CTM inverted output
PB5/RES	PB5	PBPU PBS1 RSTC	ST	CMOS	General purpose I/O. Register enabled pull-high.
	RES	PBS1 RSTC	ST	_	External reset input
PB6/OSC1	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	OSC1	PBS1	HXT		HXT oscillator pin
PB7/OSC2	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	OSC2	PBS1		HXT	HXT oscillator pin
PC0/AN0/VREFI	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
F GU/ANU/VINEFT	AN0	PCS0	AN		A/D Converter analog input
	VREFI	PCS0	AN		A/D Converter PGA input
DOMANIAJOVI	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PC1/AN1/CX/ VREF	AN1	PCS0	AN		A/D Converter analog input
VI (EI	CX	PCS0		CMOS	Comparator output
	VREF	PCS0	AN		A/D Converter reference voltage input
	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PC2/PTPI/PTP/ AN2	PTPI	PCS0 IFS0	ST		PTM capture input
	PTP	PCS0		CMOS	PTM output
	AN2	PCS0	AN	<u> </u>	A/D Converter analog input
	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PC3/PTCK/ PTPB/AN3	PTCK	PCS0 IFS0	ST		PTM clock input
	PTPB	PCS0	_	CMOS	PTM inverted output
	AN3	PCS0	AN	<u> </u>	A/D Converter analog input
PC4/AN4	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	AN4	PCS1	AN	_	A/D Converter analog input
PC5/AN5	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	AN5	PCS1	AN	_	A/D Converter analog input



Pin Name	Function	OPT	I/T	O/T	Description
	PC6	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
PC6/STPI/STP/ AN6	STPI	PCS1 IFS0	ST	_	STM capture input
	STP	PCS1		CMOS	STM output
	AN6	PCS1	AN	—	A/D Converter analog input
	PC7	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
PC7/STCK/ STPB/AN7	STCK	PCS1 IFS0	ST		STM clock input
	STPB	PCS1		CMOS	STM inverted output
	AN7	PCS1	AN		A/D Converter analog input
PD0/AN8	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	AN8	PDS0	AN	—	A/D Converter analog input
PD1/AN9	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	AN9	PDS0	AN	—	A/D Converter analog input
PD2/AN10	PD2	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	AN10	PDS0	AN		A/D Converter analog input
PD3/AN11	PD3	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
	AN11	PDS0	AN		A/D Converter analog input
	PE0	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PE0/STCK/STPB	STCK	PES0 IFS0	ST	_	STM clock input
	STPB	PES0		CMOS	STM inverted output
	PE1	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PE1/STPI/STP	STPI	PES0 IFS0	ST	_	STM capture input
	STP	PES0	_	CMOS	STM output
	PE2	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PE2/CTCK/CTPB	СТСК	PES0 IFS0	ST		CTM clock input
	CTPB	PES0	_	CMOS	CTM inverted output
	PE3	PEPU PES0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PE3/VDDIO/CTP	VDDIO	PES0	PWR		SPI/I <sup>2</sup> C/UART pin power supply
	CTP	PES0	ST		CTM clock input
PE4	PE4	PEPU PES1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	PF0	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PF0/SES/SCOM0	SES	PFS0 IFS0	ST	CMOS	SPI slave select
	SCOM0	PFS0		SCOM	Software controlled LCD COM output



Pin Name	Function	OPT	I/T	O/T	Description
PF1/SDO/	PF1	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
SCOM1	SDO	PFS0	_	CMOS	SPI data output
	SCOM1	PFS0	_	SCOM	Software controlled LCD COM output
	PF2	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PF2/SDI/SDA/ SCOM2	SDI	PFS0 IFS0	ST	_	SPI data input
	SDA	PFS0 IFS0	ST	NMOS	I <sup>2</sup> C data line
	SCOM2	PFS0	—	SCOM	Software controlled LCD COM output
	PF3	PFPU PFS0	ST	CMOS	General purpose I/O. Register enabled pull-high.
PF3/SCK/SCL/ SCOM3	SCK	PFS0 IFS0	ST	CMOS	SPI serial Clock
300103	SCL	PFS0 IFS0	ST	NMOS	I <sup>2</sup> C clock line
	SCOM3	PFS0	_	SCOM	Software controlled LCD COM output
PF4/XT2	PF4	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	XT2	PFS1	—	LXT	LXT oscillator pin
PF5/XT1	PF5	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	XT1	PFS1	LXT	—	LXT oscillator pin
DECIMINACIO	PF6	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
PF6/AN12/C-	AN12	PFS1	AN		A/D Converter analog input
	C-	PFS1	AN	—	Comparator negative input
PF7/C+	PF7	PFPU PFS1	ST	CMOS	General purpose I/O. Register enabled pull-high.
	C+	PFS1	AN	_	Comparator positive input
LA	LA	_	AN	AN	Antenna connection LA
LB	LB	_	AN	AN	Antenna connection LB
VDD	VDD		PWR		Positive power supply
AVDD	AVDD	—	PWR	—	Analog positive power supply
VSS	VSS		PWR		Negative power supply, ground
AVSS	AVSS		PWR		Analog negative power supply, ground
VSSN	VSSN		PWR		NFC AFE negative power supply

Legend: I/T: Input type;

OPT: Optional by register option; ST: Schmitt Trigger input; CMOS: CMOS output; SCOM: Software controlled LCD COM; HXT: High frequency crystal oscillator; LXT: Low frequency crystal oscillator. O/T: Output type; PWR: Power AN: Analog signal; NMOS: NMOS output;



# **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}$ =0.3V to $V_{SS}$ =6.0V
Input Voltage	$V_{SS}$ =0.3V to $V_{DD}$ =0.3V
Storage Temperature	50°C to 125°C
Operating Temperature	-40°C to 85°C
I <sub>OH</sub> Total	
I <sub>OL</sub> Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# D.C. Characteristics

			Test Conditions					
Symbol	Symbol Parameter		Conditions	Min.	Тур.	Max.	Unit	
				f <sub>sys</sub> =f <sub>Hxt</sub> =4MHz	1.8		5.5	
			f <sub>sys</sub> =f <sub>нхт</sub> =8MHz	2.0	_	5.5		
	Operating Voltage (HXT)	-	f <sub>sys</sub> =f <sub>HXT</sub> =12MHz	2.7	_	5.5	V	
			f <sub>SYS</sub> =f <sub>HXT</sub> =16MHz	3.3	_	5.5	1	
VDD			f <sub>SYS</sub> =f <sub>HIRC</sub> =4MHz	1.8	_	5.5		
	Operating Voltage (HIRC)	_	f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	2.0	_	5.5	V	
			f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz	2.7	_	5.5	1	
	Operating Voltage (LXT)	_	f <sub>SYS</sub> =f <sub>LXT</sub> =32.768kHz	1.8	_	5.5	V	
	Operating Voltage (LIRC)	_	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	1.8	_	5.5	V	
VDDIO	VDDIO Pin Power Supply	—		1.8	—	Vdd	V	
	Operating Current (HXT)	3V	No load, all peripherals off,		0.8	1.1		
		5V	f <sub>SYS</sub> =f <sub>HXT</sub> =4MHz		1.3	1.8		
		3V	No load, all peripherals off,		1.2	1.7		
		5V	f <sub>SYS</sub> =f <sub>HXT</sub> =4MHz, NFC communication is in progress	_	2.3	3.2	-	
		3V	No load, all peripherals off,		1.1	1.5		
		5V	f <sub>SYS</sub> =f <sub>HXT</sub> =8MHz	_	2.6	3.2		
		3V	No load, all peripherals off,		1.7	2.3	]	
IDD		5V	f <sub>SYS</sub> =f <sub>HXT</sub> =8MHz, NFC communication is in progress	_	3.3	4.7	mA	
			No load, all peripherals off,		1.5	2.1		
		5V	f <sub>SYS</sub> =f <sub>HXT</sub> =12MHz	_	2.7	3.9	_	
		3V	No load, all peripherals off,		2.3	3.2		
		5V	f <sub>SYS</sub> =f <sub>HXT</sub> =12MHz, NFC communication is in progress	_	4.7	6.7		
		5V	No load, all peripherals off, f <sub>SYS</sub> =f <sub>HXT</sub> =16MHz	_	3.3	4.8	1	
		5V	No load, all peripherals off, f <sub>sys</sub> =f <sub>Hxt</sub> =16MHz, NFC communication is in progress	_	5.7	8.2		

Ta=-40°C~85°C, unless otherwise specified





Symbol Parameter			Test Conditions	M:	True	Maria	Linete
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
		3V	No load, all peripherals off,		0.8	1.1	
		5V	fsys=f <sub>HIRC</sub> =4MHz		1.3	1.8	1
		3V	No load, all peripherals off,		1.2	1.7	1
			f <sub>SYS</sub> =f <sub>HIRC</sub> =4MHz,		0.0	0.0	-
		5V	NFC communication is in progress		2.3	3.2	-
		3V	No load, all peripherals off,		1.1	1.5	-
		5V	fsys=f <sub>HIRC</sub> =8MHz		2.6	3.2	A
	Operating Current (HIRC)	3V	No load, all peripherals off,		1.7	2.3	mA
		5V	fsys=f <sub>HIRC</sub> =8MHz, NFC communication is in progress	_	3.3	4.7	
		3V	No load, all peripherals off,	_	1.5	2.1	1
		5V	f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz		2.7	3.9	1
		3V	No load, all peripherals off,		2.3	3.2	1
IDD		-	f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz,		2.5	5.2	-
100		5V	NFC communication is in progress		4.7	6.7	
	Operating Current (LXT)	3V	periprieraie eni,		10	20	μA
		5V	f <sub>SYS</sub> =f <sub>LXT</sub> =32768Hz		30	50	μΛ
	Operating Current (LIRC)	3V	No load, all peripherals off,	_	10	20	μA
		5V	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	_	30	50	μΛ
		3V	No load, all peripherals off, f <sub>SYS</sub> =f <sub>H</sub> /2		0.5	1.0	
	Operating Current, f <sub>H</sub> =8MHz (HIRC)	5V			1.0	2.0	mA
		3V	No load, all peripherals off,		0.25	0.5	
		5V	f <sub>SYS</sub> =f <sub>H</sub> /64		0.5	1.0	
		3V	No load, all peripherals off, f <sub>SYS</sub> =f <sub>H</sub> /2		0.7	1.4	
	Operating Current,	5V			1.4	2.8	mA
	f <sub>H</sub> =12MHz (HXT)	3V	No load, all peripherals off,		0.35	0.7	- μA
		5V	f <sub>SYS</sub> =f <sub>H</sub> /64	_	0.7	1.4	
		3V	No load, all peripherals off,	_	0.2	0.8	
	Standby Current	5V	WDT off		0.5	1.0	
	(SLEEP mode)	3V	No load, all peripherals off,		_	3	
		5V	WDT on		_	5	1
	Standby Current	3V	No load, all peripherals off,		3	5	
	(IDLE0 mode)	5V	f <sub>sub</sub> on		5	10	μA
		3V	No load, all peripherals off,		0.25	0.5	
		5V	f <sub>SUB</sub> on, f <sub>SYS</sub> =f <sub>HIRC</sub> =4MHz		0.5	1.0	1
	Standby Current	3V	No load, all peripherals off,	_	0.5	1.0	1.
	(IDLE1 mode, HIRC)	5V	fsuв on, fsys=fнirc=8MHz	_	1.0	2.0	- mA
ISTB		3V	No load, all peripherals off,	_	0.7	1.4	1
		5V	fsuв on, fsys=fнirc=12MHz	_	1.4	2.8	1
		3V	No load, all peripherals off,	_	0.25	0.5	
		5V	f <sub>SUB</sub> on, f <sub>SYS</sub> =f <sub>HXT</sub> =4MHz	_	0.5	1.0	1
		3V	No load, all peripherals off,	_	0.5	1.0	1
	Standby Current	5V	f <sub>SUB</sub> on, f <sub>SYS</sub> =f <sub>HXT</sub> =8MHz	_	1.0	2.0	-
	(IDLE1 mode, HXT)	3V	No load, all peripherals off,	_	0.7	1.4	- mA
		5V	$f_{SUB}$ on, $f_{SYS}=f_{HXT}=12MHz$	_	1.5	3.0	1
		5V	No load, all peripherals off,				1
			$f_{SUB}$ on, $f_{SYS}=f_{HXT}=16MHz$		2.0	4.0	

## HT45F4050 A/D NFC Flash MCU



Symbol	Daramatar		Test Conditions	Min	Tun	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
	Input Low Voltage for I/O	5V		0		1.5	
	Ports			0		$0.2V_{\text{DD}}$	
VIL	Input Low Voltage for PA1,	5V	PMPS[1:0]=10B or 11B, V <sub>DDIO</sub> =V <sub>DD</sub>	0	—	1.5	v
• 12	PA3~PA7 Pins	_	PMPS[1:0]=10B or 11B	0		0.2V <sub>DDIO</sub>	
	Input Low Voltage for RES Pin	_	_	0		0.4V <sub>DD</sub>	
	Input High Voltage for I/O	5V		3.5		5.0	
	Ports	_		0.8V <sub>DD</sub>	_	V <sub>DD</sub>	
VIH	Input High Voltage for PA1,	5V	PMPS[1:0]=10B or 11B, V <sub>DDIO</sub> =V <sub>DD</sub>	3.5	_	5.0	v
	PA3~PA7 Pins	_	PMPS[1:0]=10B or 11B	$0.8V_{\text{DDIO}}$	_	VDDIO	
	Input High Voltage for RES Pin	—	_	0.9V <sub>DD</sub>	_	V <sub>DD</sub>	
		1.8V		7	14		
		3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	16	32	—	
IOL	Sink Current for I/O Ports	5V		32	64	—	mA
102		1.8V	-	7	14	—	
		3V	Vol=0.1Vddio, Vddio=Vdd	16	32	—	
		5V		32	64		
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1, m]=00B	-1.0	-2.0	—	
		5V	(n=0, 1 or 2, m=0, 2, 4 or 6)	-2.0	-4.0	—	
		3V 5V	$V_{OH}=0.9V_{DDIO}, V_{DDIO}=V_{DD},$ SLEDCn[m+1, m]=00B	-1.0 -2.0	-2.0 -4.0		
		3V	(n=0, 1 or 2, m=0, 2, 4 or 6)	-1.75	-3.5		
		5V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1, m]=01B (n=0, 1 or 2, m=0, 2 or, or 6)	-3.5	-7.0		
		3V	Vон=0.9Vddio, Vddio=Vdd,	-1.75	-3.5		
		-	SLEDCn[m+1, m]=01B				
Іон	Source Current for I/O Ports	5V	(n=0, 1 or 2, m=0, 2, 4 or 6)	-3.5	-7.0	—	mA
IOH		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1, m]=10B	-2.5	-5.0	—	110 \
		5V	(n=0, 1 or 2, m=0, 2, 4 or 6)	-5.0	-10	—	
		3V	$V_{OH}=0.9V_{DDIO}, V_{DDIO}=V_{DD},$	-2.5	-5.0	—	
		5V	SLEDCn[m+1, m]=10B (n=0, 1 or 2, m=0, 2, 4 or 6)	-5.0	-10	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1, m]=11B	-5.5	-11	—	
		5V	(n=0, 1 or 2, m=0, 2, 4 or 6)	-11	-22	—	
		3V	V <sub>OH</sub> =0.9V <sub>DDIO</sub> , V <sub>DDIO</sub> =V <sub>DD</sub> , SLEDCn[m+1, m]=11B	-5.5	-11	—	
		5V	(n=0, 1 or 2, m=0, 2, 4 or 6)	-11	-22	_	
		3V		20	60	100	
		5V	LVPU=0	10	30	50	
		3V		20	60	100	
D	Pull-high Resistance for I/O	5V	LVPU=0, V <sub>DDIO</sub> =V <sub>DD</sub>	10	30	50	kΩ
Rph	Ports	3V		6.67	15	23	
		5V	LVPU=1	3.5	7.5	12	
		3V		6.67	15	23	
		5V	LVPU=1, V <sub>DDIO</sub> =V <sub>DD</sub>	3.5	7.5	12	



Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Fardifieter	VDD	Conditions	IVIIII.	Тур.	WidX.	Unit
NFC Fun	ction						
		2.2V					
VLDO	LDO Output Voltage	3V	I <sub>LOAD</sub> =700μΑ, Ta=-40°C~85°C	1.71	1.80	1.89	V
		5V					
		2.2V		200	_	_	
Іоит	LDO Output Current	3V	ΔV <sub>LDO</sub> =-3%, Ta=-40°C~85°C				μA
		5V					
		2.2V					
lα	LDO Quiescent Current	3V	No load, Ta=-40°C~85°C	_	_	20	μA
		5V					

# A.C. Characteristics

Ta=-40°C~85°C, unless otherwise specified

	<b>B</b> (	Т	est Conditions		-		
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
		1.8V~5.5V	f <sub>sys</sub> =f <sub>Hxt</sub> =4MHz	_	4	_	
	Sustan Clask (UXT)	2.0V~5.5V	f <sub>sys</sub> =f <sub>Hxt</sub> =8MHz	_	8	_	
	System Clock (HXT)	2.7V~5.5V	f <sub>sys</sub> =f <sub>Hxt</sub> =12MHz	_	12	_	MHz
		3.3V~5.5V	f <sub>sys</sub> =f <sub>Hxt</sub> =16MHz	_	16	_	
fsys	, , , , , , , , , , , , , , , , , , , ,	1.8V~5.5V	fsys=f <sub>HIRC</sub> =4MHz	_	4	_	
		2.0V~5.5V	fsys=f <sub>HIRC</sub> =8MHz	_	8	_	MHz
		2.7V~5.5V	fsys=f <sub>HIRC</sub> =12MHz	—	12	—	
	System Clock (LXT)	1.8V~5.5V	f <sub>SYS</sub> =f <sub>LXT</sub> =32.768kHz	_	32.768	_	kHz
	/stem Clock (LIRC)	1.8V~5.5V	fsys=fLIRC=32kHz	—	32	—	kHz
	_	3.0V	Ta=25°C	-2%	4	+2%	
		2.2V~5.5V	Ta=25°C	-5%	4	+5%	
		3.0V	Ta=0°C~70°C	-5%	4	+5%	MHz
	High Speed Internal RC Oscillator (HIRC=4MHz,	3.0V	Ta=-40°C~85°C	-5%	4	+5%	
	trim 4MHz $@V_{DD}=3V$	2.2V~5.5V	Ta=0°C~70°C	-7%	4	+7%	
	<u> </u>	2.2V~5.5V	Ta=-40°C~85°C	-10%	4	+10%	
		3.0V	Ta=25°C	-20%	8	+20%	
func		3.0V	Ta=25°C	-20%	12	+20%	
THIRC		5.0V	Ta=25°C	-2%	4	+2%	
		2.2V~5.5V	Ta=25°C	-5%	4	+5%	
		5.0V	Ta=0°C~70°C	-5%	4	+5%	
	High Speed Internal RC Oscillator (HIRC=4MHz, trim 4MHz @ V <sub>DD</sub> =5V )	5.0V	Ta=-40°C~85°C	-5%	4	+5%	MHz
		2.2V~5.5V	Ta=0°C~70°C	-7%	4	+7%	IVITZ
	<u> </u>	2.2V~5.5V	Ta=-40°C~85°C	-10%	4	+10%	
		5.0V	Ta=25°C	-20%	8	+20%	
		5.0V	Ta=25°C	-20%	12	+20%	



Sumbal	Baramatar	Т	est Conditions	Min	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
		3.0V	Ta=25°C	-2%	8	+2%	
		3.0V~5.5V	Ta=25°C	-5%	8	+5%	1
		3.0V	Ta=0°C~70°C	-5%	8	+5%	1
	High Speed Internal RC Oscillator	3.0V	Ta=-40°C~85°C	-5%	8	+5%	
	(HIRC=8MHz, trim 8MHz @ V₀₀=3V)	3.0V~5.5V	Ta=0°C~70°C	-7%	8	+7%	MHz
		3.0V~5.5V	Ta=-40°C~85°C	-10%	8	+10%	1
		3.0V	Ta=25°C	-20%	4	+20%	]
		3.0V	Ta=25°C	-20%	12	+20%	1
		5.0V	Ta=25°C	-2%	8	+2%	
		3.0V~5.5V	Ta=25°C	-5%	8	+5%	1
		5.0V	Ta=0°C~70°C	-5%	8	+5%	1
	High Speed Internal RC Oscillator	5.0V	Ta=-40°C~85°C	-5%	8	+5%	
f <sub>HIRC</sub>	(HIRC=8MHz, trim 8MHz @ V₀₀=5V)	3.0V~5.5V	Ta=0°C~70°C	-7%	8	+7%	MHz
		3.0V~5.5V	Ta=-40°C~85°C	-10%	8	+10%	1
		5.0V	Ta=25°C	-20%	4	+20%	1
		5.0V	Ta=25°C	-20%	12	+20%	1
		5.0V	Ta=25°C	-2%	12	+2%	
		4.0V~5.5V	Ta=25°C	-5%	12	+5%	1
		5.0V	Ta=0°C~70°C	-5%	12	+5%	1
	High Speed Internal RC Oscillator	5.0V	Ta=-40°C~85°C	-5%	12	+5%	
	(HIRC=12MHz, trim 12MHz @ V <sub>DD</sub> =5V)	4.0V~5.5V	Ta=0°C~70°C	-7%	12	+7%	MHz
		4.0V~5.5V	Ta=-40°C~85°C	-10%	12	+10%	
		5.0V	Ta=25°C	-20%	4	+20%	
		5.0V	Ta=25°C	-20%	8	+20%	1
	Low Speed Internal RC Oscillator		Ta=25°C	-5%	32	+5%	
f <sub>LIRC</sub>	(LIRC)	2.2V~5.5V	Ta=-40°C~85°C	-10%	32	+10%	kHz
t <sub>тск</sub>	CTCK, STCK and PTCK Pin Minimum Pulse Width		_	0.3	_	_	μs
t <sub>TPI</sub>	STPI, PTPI Pin Minimum Pulse Width		_	0.3	_	_	μs
t <sub>INT</sub>	External Interrupt Minimum Pulse Width		_	10	_	_	μs
t <sub>SRESET</sub>	Minimum Software Reset Width to Reset		_	45	90	120	μs
	System Reset Delay Time (Reset source from Power-on reset or LVR hardware reset)	_	RR <sub>POR</sub> =5V/ms	42	48	54	ms
<b>t</b> RSTD	System Reset Delay Time (LVRC/ WDTC/RSTC software reset)						
	System Reset Delay Time (Reset source from WDT overflow or RES pin reset)	_	_	14	16	18	ms



Cumb al	Deremeter	Т	Test Conditions	Min	Turn	Max	Llm!4
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	wax.	Unit
		_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LXT</sub>	_	1024	_	t <sub>LXT</sub>
	System Start-up Timer Period	_	f <sub>SYS</sub> =f <sub>H</sub> ~ f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HXT</sub>		128		t <sub>HXT</sub>
	(Wake-up from Power Down Mode and f <sub>sys</sub> Off)	_	$f_{SYS}=f_H \sim f_H/64, f_H=f_{HIRC}$	_	16	_	t <sub>HIRC</sub>
		_	fsys=fsub=fLIRC	_	2	Max. — — — — — — — — — — — — —	t <sub>LIRC</sub>
	System Start-up Timer Period	_	$f_{HXT} \text{ off} \rightarrow \text{on (HXTF=1)}$	_	1024	_	t <sub>нхт</sub>
	(Slow Mode ↔ Normal Mode, or	_	$f_{HIRC} \text{ off} \rightarrow \text{on (HIRCF=1)}$		16	_	t <sub>HIRC</sub>
t <sub>sst</sub>	T $f_{H=f_{HIRC}} \leftrightarrow f_{HXT}$ , or $f_{SUB=f_{LIRC}} \leftrightarrow f_{LXT}$ ) System Start-up Timer Period (Wake-up from Power Down	_	$f_{LXT}$ off $\rightarrow$ on (LXTF=1)		1024		t∟x⊤
		_	f <sub>SYS</sub> =f <sub>H</sub> ~ f <sub>H</sub> /64, f <sub>SYS</sub> =f <sub>HXT</sub> or f <sub>HIRC</sub>	_	2	_	t <sub>H</sub>
	Mode and f <sub>sys</sub> On)		fsys=fLXT or fLIRC	_	2		tsuв
	System Start-up Timer Period (WDT Time-out Hardware Cold Reset)	_			0		t <sub>H</sub>
NFC Fun	oction						
f <sub>PLL</sub>	NFC PLL Frequency	2.2V~5.5V	Ta=-40°C~85°C	-7%	13.56	+7%	MHz
t <sub>SETUP</sub>	NFC PLL Setup Time	2.2V~5.5V	Ta=-40°C~85°C	_	_	90	μs
t <sub>RCY</sub>	NFC EEPROM Read Time	2.2V~5.5V	Ta=-40°C~85°C	_	_	200	tsys
t <sub>wcy</sub>	NFC EEPROM Write Time	2.2V~5.5V	Ta=-40°C~85°C		4	6	ms

Note:  $t_{SYS}=1/f_{SYS}$ 

# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specified

Oursels of	Barramatan		Test Conditions	B.d.i.e	True	Max	11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V <sub>RW</sub>	V <sub>DD</sub> for Read / Write	—	—	$V_{\text{DDmin}}$	_	V <sub>DDmax</sub>	V
Flash Pr	ogram / Data EEPROM Memory						
	Erase / Write Time – Flash Program Memory	—	—		2	3	ms
t <sub>DEW</sub>	Write Cycle Time – Data EEPROM Memory	_	—	_	4	6	ms
t <sub>DER</sub>	Read Time	—	—		_	4	tsys
DDPGM	Programming / Erase current on VDD	_	—	_		5.0	mA
<b>-</b>	Cell Endurance – Flash Program Memory	—	—	10K	_	—	E/W
Eρ	Cell Endurance – Data EEPROM Memory	—	—	100K	_	—	E/W
t <sub>RETD</sub>	ROM Data Retention time	_	Ta=25°C	_	40	—	Year
RAM Dat	ta Memory						
Vdr	RAM Data Retention voltage		Device in SLEEP Mode	1.0	_	—	V



# **A/D Converter Electrical Characteristics**

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	VDD	Conditions	iviin.	тур.	wax.	Unit
AV <sub>DD</sub>	Operating Voltage	_	—	1.8	—	5.5	V
Vadi	Input Voltage		—	0		VREF	V
Vref	Reference Voltage	_	—	1.8		AVDD	V
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =2.0µs				
		2V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
		3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
DNL	Differential Nonlinearity	5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-3	_	+3	LSE
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =2.0µs				
		2V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
		3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
INL	Integral Nonlinearity	5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, $V_{REF}=V_{DD}$ , $t_{ADCK}=0.5\mu s$	-4	_	+4	LSE
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, $V_{REF}=V_{DD}$ , $t_{ADCK}=10\mu s$				
		3V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		5V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		1.8V	No load (t <sub>ADCK</sub> =2.0µs)		0.5	1.0	
	Additional Current for A/D Converter Enable	3V	No load (t <sub>ADCK</sub> =0.5µs)		1.0	2.0	mA
		5V	No load (t <sub>ADCK</sub> =0.5µs)		1.5	3.0	
t <sub>ADCK</sub>	Clock Period		$1.8V \le V_{DD} \le 2.0V$	2.0		10	μs
LADCK	CIUCK I EIIUU		$2.0V \le V_{DD} \le 5.5V$	0.5		10	μο
t <sub>on2ST</sub>	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t <sub>ADS</sub>	Sampling Time	_	_		4		t <sub>ADC</sub>
t <sub>ADC</sub>	Conversion Time (Include A/D Sample and Hold Time)	_	_	_	16	_	t <sub>ADC</sub>
		2.2V		_	250	400	
PGA	Additional Current for PGA	3V	No load	_	300	450	μA
	Enable	5V	1	_	400	550	1
Vir	PGA Input Voltage Range	3V	Gain=1, PGAIS=0, Relative gain,	V <sub>ss</sub> +0.1		V <sub>DD</sub> -1.4	v
		5V	Gain error < ±5%	Vss+0.1	_	V <sub>DD</sub> -1.4	



Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Fardifieter	VDD	Conditions	IVIII.	Тур.	Wax.	Unit
		2.2V		Vss+0.1	_	V <sub>DD</sub> -0.1	
Vor	PGA Maximum Output Voltage Range	3V	—	V <sub>ss</sub> +0.1	—	V <sub>DD</sub> -0.1	V
		5V		V <sub>ss</sub> +0.1	—	V <sub>DD</sub> -0.1	
	V <sub>VR</sub> Fix Voltage Output of PGA	2.2V~ 5.5V	Ta=-40°C~85°C, V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-1%	2	+1%	
V <sub>VR</sub>		3.2V~ 5.5V	Ta=-40°C~85°C, V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-1%	3	+1%	V
		4.2V~ 5.5V	Ta=-40°C~85°C, V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-1%	4	+1%	

# Internal Reference Voltage Electrical Characteristics

	Ta=-40°C~85°C, unless otherwise specifie										
Sympol	Parameter		Test Conditions	Min.	Turn	Max.	Unit				
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIII.	Тур.	wax.	Unit				
V <sub>DD</sub>	Operating Voltage	_	—	2.2	_	5.5	V				
VBGREF	Bandgap Reference Voltage	_	Ta=-40°C~85°C	-2%	1.2	+2%	V				
IBGREF	Operating Current	5.5V	Ta=-40°C~85°C	_	25	40	μA				
PSRR	Power Supply Rejection Ratio	_	V <sub>RIPPLE</sub> =1V <sub>P-P</sub> , f <sub>RIPPLE</sub> =100Hz	75	_	_	dB				
En	Output Noise	_	no load current, f=0.1Hz ~ 10Hz	_	300	_	$\mu V_{\text{RMS}}$				
Isd	Shutdown Current	_	VBGREN=0	_	_	0.1	μA				
tstart	Startup Time	2.2V~5.5V				400	μs				

Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise decribed.

2. A  $0.1\mu F$  ceramic capacitor should be connected between VDD and GND.

3. The  $V_{BGREF}$  voltage is used as the A/D converter PGA input.



# LVD & LVR Electrical Characteristics

			Test Conditions				
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
		_	LVR enable, voltage select 1.65V	-5%	1.7	+5%	
		_	LVR enable, voltage select 1.9V	-5%	1.9	+5%	
V <sub>LVR</sub>	Low Voltage Reset Voltage	_	LVR enable, voltage select 2.55V	-3%	2.55	+3%	V
		_	LVR enable, voltage select 3.15V	-3%	3.15	+3%	
		_	LVR enable, voltage select 3.8V	-3%	3.8	+3%	
			LVD enable, voltage select 1.8V	-5%	1.8	+5%	
		_	LVD enable, voltage select 2.0V	-5%	2.0	+5%	
		_	LVD enable, voltage select 2.4V	-5%	2.4	+5%	V
V <sub>LVD</sub>	Low Voltage Detection Voltage	_	LVD enable, voltage select 2.7V	-5%	2.7	+5%	
		_	LVD enable, voltage select 3.0V	-5%	3.0	+5%	
		_	LVD enable, voltage select 3.3V	-5%	3.3	+5%	
		_	LVD enable, voltage select 3.6V	-5%	3.6	+5%	
		_	LVD enable, voltage select 4.0V	-5%	4.0	+5%	
		3V	LVD enable, LVR enable,	_	_	10	
LVRLVDBG	Operating Current	5V	V <sub>LVR</sub> =1.9V, V <sub>LVD</sub> =2V	_	8	15	μA
	LVDO Stable Time	_	For LVR enable, LVD off $\rightarrow$ on	_	_	15	
t <sub>LVDS</sub>	LVDO Stable Time	_	For LVR disable, LVD off $\rightarrow$ on	_	_	150	μs
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	_	120	240	480	μs
t <sub>LVD</sub>	Minimum Low Voltage Width to Interrupt	_	_	60	120	240	μs
I <sub>LVR</sub>	Additional Current for LVR Enable	5V	LVD disable	_	_	8	μA
I <sub>LVD</sub>	Additional Current for LVD Enable	5V	LVR disable	_	_	8	μA



# **Comparator Electrical Characteristics**

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Falameter	VDD	Conditions	IVIII.	Typ.	IVIAX.	
V <sub>DD</sub>	Operating Voltage		—	1.8	—	5.5	V
		1.8V		_	1	5	
		3V	CNVT[1:0]=00B	_	1	5	
		5V		_	1	5	
		1.8V		_	14	30	1
		3V	CNVT[1:0]=01B	_	14	30	
	Additional Current for Comparator	5V		_	14	30	<b>.</b>
СМР	Enable	1.8V		_	36	65	μA
		3V	CNVT[1:0]=10B	_	36	65	1
		5V		_	36	65	1
		1.8V		_	58	110	
		3V	CNVT[1:0]=11B	_	58	110	
		5V	-	_	58	110	1
		1.8V		-10	_	10	
		3V	3V (COF[4:0]=10000B),	-10	_	10	
.,	Input Offset Voltage	5V	CNVT[1:0]=00B	-10	_	10	
Vos	Input Offset Voltage	1.8V	With calibration, CNVT[1:0]=00B <sup>(1)</sup>	-4	_	4	mV
		3V		-4	_	4	]
		5V		-4	_	4	1
		1.8V		V <sub>SS+</sub> 0.3	_	V <sub>DD</sub> -1.0	V
V <sub>CM</sub>	Common Mode Voltage Range	3V	_	V <sub>SS</sub>	_	V <sub>DD</sub> -1.0	
		5V	-	Vss		V <sub>DD</sub> -1.0	1
		1.8V		60	_	_	
Aol	Open Loop Gain	3V	CNVT[1:0]=00B	60	_	_	dB
		5V		60	80	_	-
		1.8V		10	_	30	
V <sub>HYS</sub>	Hysteresis	3V	CNVT[1:0]=00B	10	_	30	mV
		5V		10	24	30	1
		1.8V		_	_	40	μs
		3V	With 100mV overdrive,	_	_	40	μs
		5V	C <sub>LOAD</sub> =50pF, CNVT[1:0]=00B	_	_	40	μs
		1.8V		_	_	3	μs
		3V	With 100mV overdrive,	_	_	3	μs
		5V	C <sub>LOAD</sub> =50pF, CNVT[1:0]=01B	_	_	3	μs
t <sub>RP</sub>	P Response Time <sup>(2)</sup>	1.8V			_	1.5	μs
		3V	With 100mV overdrive,	_	_	1.5	µs
		5V	C <sub>LOAD</sub> =50pF, CNVT[1:0]=10B		_	1.5	μs
		1.8V				1	μs
		3V	With 100mV overdrive,	_	_	1	μs
		5V	C <sub>LOAD</sub> =50pF, CNVT[1:0]=11B	_		1	μs

Note: 1. The input offset voltage should first be calibrated when the comparator operates with the compared threshold voltage level lower than 250mV. Otherwise, the input offset voltage will be out of specification.

2. Load condition: C<sub>LOAD</sub>=50pF

3. All measurement is under C+ input voltage= $(V_{DD}-1.4)/2$  and remain constant.




 $Ta = -40^{\circ}C \sim 85^{\circ}C$  unless otherwise specified

# Software Controlled LCD Driver Electrical Characteristics

Symbol	Parameter	Test Conditions		Min	True	May	11
		VDD	Conditions	Min.	Тур.	Max.	Unit
Ibias	V <sub>DD</sub> /2 Bias Current for LCD	3V	ISEL[1:0]=00B	10.5	15	19.5	μA
		5V		17.5	25	32.5	
		3V	ISEL[1:0]=01B	21	30	39	
		5V		35	50	65	
		3V	ISEL[1:0]=10B	42	60	78	
		5V		70	100	130	
		3V	ISEL[1:0]=11B	82.6	118	153.4	
		5V		140	200	260	
V <sub>scoм</sub>	V <sub>DD</sub> /2 Voltage for LCD COM Port	2.2V~5.5V	No load	0.475V <sub>DD</sub>	0.5V <sub>DD</sub>	0.525V <sub>DD</sub>	V

## **Power on Reset Characteristics**

			Ta=-40°C~8	5°C, unl	ess othe	erwise s	pecified
Symbol	Parameter	Test Conditions		Min	True	Mary	L los it
Symbol		V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
VPOR	V_DD Start Voltage to Ensure Power-on Reset	—	—	—	—	100	mV
RRPOR	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	—	—	0.035	_	—	V/ms
t <sub>POR</sub>	Minimum Time for $V_{\text{DD}}$ Stays at $V_{\text{POR}}$ to Ensure Power-on Reset	_		1		_	ms




# System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.



#### **Clocking and Pipelining**

The main system clock, derived from either a HXT, LXT, HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



System Clocking and Pipelining

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.





#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a nonconsecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.



Program Counter			
High Byte Low Byte (PCL)			
PC12~PC8 PCL7~PCL0			

#### Program Counter


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into multiple levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



#### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

Arithmetic operations:
 ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA,
 LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA




- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSNZ, LSZ, LSZA, LSIZ, LSIZA, LSDZ, LSDZA

### **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### Structure

The Program Memory has a capacity of  $8K \times 16$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.




#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer pair, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in sector 0. If the memory [m] is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.



#### Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which refers to the start address of the last page within the 8K words Program Memory. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "1F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.



#### Table Read Program Example

tempreg1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
:	
mov a,06h	; initialise low table pointer - note that this address is referenced
mov tblp,a	; to the last page or the page that tbhp pointed
mov a,1Fh	; initialise high table pointer
mov tbhp,a	; it is not necessary to set tbhp if executing tabrdl or ltabrdl
:	
tabrd tempreg1	; transfers value in table referenced by table pointer,
	; data at program memory address "1F06H" transferred to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrd tempreg2	; transfers value in table referenced by table pointer,
	; data at program memory address "1F05H" transferred to tempreg2 and TBLH
	; in this example the data "1AH" is transferred to tempreg1 and data "OFH" to
	; register tempreg2
	; the value "OOH" will be transferred to the high byte register TBLH
:	
org 1F00h	; sets initial address of program memory
dc 00Ah, 00Bh, 00C	h, OODh, OOEh, OOFh, OlAh, OlBh
:	

#### In Circuit Programming – ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.


As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD&AVDD	Power Supply
VSS	VSS&AVSS&VSSN	Ground

The Program Memory and EEPROM data Memory can both be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take control of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.





Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

#### **On-Chip Debug Support – OCDS**

There is an EV chip named HT45V4050, which is used to emulate HT45F4050 device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the actual MCU device are almost functionally compatible except for the "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the actual MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For a more detailed OCDS description, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-chip Debug Support Clock input
VDD	VDD&AVDD	Power Supply
VSS	VSS&AVSS&VSSN	Ground

### **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Divided into two types, the first of Data Memory is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value if using indirect addressing method.




#### Structure

The Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide Memory. Each of the Data Memory Sectors is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory.

The address range of the Special Purpose Data Memory for the devices is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Special Purpose Data Memory	General Purpose Data Memory		
Located Sectors	Capacity	Sector: Address	
0, 1	256×8	0: 80H~FFH 1: 80H~FFH	



**Data Memory Summary** 

Data Memory Structure

#### **Data Memory Addressing**

For this device that supports the extended instructions, there is no Bank Pointer for Data Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 9 valid bits, the high byte indicates a sector and the low byte indicates a specific address.

#### General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

	Sector 0	Sector 1	
00H	IAR0		40H
01H	MP0		41H
02H	IAR1		42H
03H	MP1L		43H
04H	MP1H		44H
05H	ACC		45H
06H	PCL		46H
07H	TBLP		47H
08H	TBLH		48H
09H	TBHP		49H
0AH	STATUS		4AH
0BH			4BH
0CH	IAR2		4CH
0DH	MP2L		4DH
0EH	MP2H		4EH
0FH	RSTFC		4FH
10H	INTC0		50H
11H	INTC1		51H
12H	INTC2		52H
13H	INTC3		53H
14H	PA		54H
15H	PAC		55H
16H	PAPU		56H
17H	PAWU		57H
18H	PB		58H
19H	PBC		59H
1AH	PBPU		5AH
1BH	PC		5BH
1CH	PCC		5CH
1DH	PCPU		5DH
1EH	PD		5EH
1FH	PDC		5FH
20H	PDPU	NFC_INTE	60H
21H	PE	NFC_INTF	61H
22H	PEC	NFC_STATUS	62H
23H	PEPU PF	NFCCTRL	63H
24H		NFCEEC	64H
25H 26H	PFC	NFCEEA	65H 66H
2011	PFPU	NFCEED0	
27H 28H	RSTC VBGRC	NFCEED1 NFCEED2	67H
28H 29H	VBGRC		68H 69H
29H 2AH	MFI0	NFCEED3 NFCWRA	69H
2BH	MFI0 MFI1	INFOWRA	6BH
2CH	MFI2		6CH
20H	INTEG		6DH
2DH 2EH	PMPS		6EH
2EH	SCC		6FH
30H	HIRCC		70H
31H	HXTC		70H
32H	LXTC		72H
33H	WDTC		73H
34H	LVRC		74H
35H	LVDC		75H
36H	LVPUC		76H
37H	CMPC		77H
38H	CMPVOS		78H
39H	CTMC0		79H
3AH	CTMC1		76H
3BH	CTMDL		7BH
3CH	CTMDH		7CH
3DH	CTMAL		
3EH	CTMAH		l î
3FH	CTMRP		7FH

	Sector 0	Sector 1
40H		EEC
41H	EEA	
42H	EED	
43H		
44H	PTMC0	
45H	PTMC1	
46H	PTMDL	
47H	PTMDH	
48H	PTMAL	
49H	PTMAH	
4AH	PTMRPL	
4BH	PTMRPH	
4CH	STMC0	
4DH	STMC1	
4EH	STMDL	
4FH	STMDH	
50H	STMAL	
51H	STMAH	
	STMRP	
52H		
53H	SLEDC0	
54H	SLEDC1	
55H	SLEDC2	
56H		
57H	TB0C	
58H	TB1C	
59H	PSC0R	
5AH	PSC1R	
5BH	SADOL	
H		
5CH	SADOH	
5DH	SADC0	
5EH	SADC1	
5FH	SADC2	
60H	SIMC0	
61H	SIMC1	
62H	SIMD	
63H	SIMC2/SIMA	
64H	SIMTOC	
65H	SCOMC	
66H	USR	
67H	UCR1	
H		
68H	UCR2	
69H	TXR_RXR	
6AH	BRG	
6BH		
6CH		
6DH	IFS0	
6EH	IFS1	
6FH		
70H	PAS0	
H		
71H	PAS1	
72H	PBS0	
73H	PBS1	
74H	PCS0	
75H	PCS1	
76H	PDS0	
77H		
78H	PES0	
79H	PES1	
-		
7AH	PFS0	
7BH	PFS1	
7CH		
4	* ×	* *
7FH L		

: unused, read as 00H

Special Purpose Data Memory



### **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

#### Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data from Sector 0 while the IAR1 register together with MP1L/MP1H register pair and IAR2 registers data from any sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers directly will return a result of "00H" and writing to the registers directly will result in no operation.

#### Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L and MP2H are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example

#### Example 1

```
data .section 'data'
adres1 db ?
adres2
        db ?
adres3
        db ?
        db ?
adres4
block
        db ?
code .section at 0 'code'
org 00h
start:
     mov a,04h
                          ; setup size of block
    mov block,a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
     mov mp0,a
                          ; setup memory pointer with first RAM address
loop:
     clr IARO
                          ; clear the data at address defined by mp0
     inc mp0
                          ; increment memory pointer
     sdz block
                          ; check if last memory location has been cleared
     jmp loop
continue:
```



#### Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org OOh
start:
mov a,04h
                      ; setup size of block
mov block,a
                       ; setup the memory sector
mov a,01h
mov mplh,a
mov a, offset adres1 ; Accumulator loaded with first RAM address
mov mp11,a
                      ; setup memory pointer with first RAM address
loop:
                      ; clear the data at address defined by MP1L
clr IAR1
inc mpll
                      ; increment memory pointer MP1L
sdz block
                      ; check if last memory location has been cleared
jmp loop
continue:
     :
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

#### Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 code
org OOh
start:
lmov a,[m]
                    ; move [m] data to acc
                       ; compare [m] and [m+1] data
lsub a, [m+1]
snz c
                        ; [m]>[m+1]?
                       ; no
jmp continue
                       ; yes, exchange [m] and [m+1] data
lmov a,[m]
mov temp,a
lmov a,[m+1]
lmov [m],a
mov a,temp
lmov [m+1],a
continue:
```

Note: here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

:



#### Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

#### Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), SC flag, CZ flag, power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.



- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0	
Name	SC	CZ	ТО	PDF	OV	Z	AC	С	
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	
POR	х	х	0	0	х	х	х	х	
							")	«": unknow	
Bit 7	SC: The	result of th	e "XOR" o	peration wl	nich is perfo	ormed by th	e OV flag	and the	
			ion operati	-	•		C C		
Bit 6	CZ: The	the operation	ional result	of different	flags for d	ifferent inst	uctions.		
	For SUB	SUBM/LS	SUB/LSUB	M instructi	ons, the CZ	I flag is equ	al to the Z	flag.	
				CM instruc		•			
		nich is perfe	ormed by th	ne previous	operation (	CZ flag and	current op	eration zer	
	flag.	• , ,•	1 07.0	n '111	(1 m (	1			
				flag willl no	ot be affecte	:d.			
Bit 5		chdog Tim	0	ng the "CLF		"UAIT" ;;;	struction		
			ne-out occu			TALI II	struction		
Bit 4		wer down		1100.					
Dit i			0	ng the "CLF	R WDT" ins	struction			
				instruction					
Bit 3	OV: Ove	erflow flag							
		verflow							
				arry into the	highest-or	der bit but i	not a carry	out of the	
			it or vice ve	ersa.					
Bit 2	Z: Zero		. anithma ati a	an la aisal	amonation is	mot zero			
				or logical					
Bit 1		iliary flag	i unitimietre	or logical	speration is	2010			
DIUI		uxiliary ca	rrv						
	1: an operation results in a carry out of the low nibbles in addition, or no borrow								
	from	n the high n	ibble into t	he low nibb	ole in subtra	iction			
Bit 0	C: Carry								
		arry-out	1. 1		1.11.1				
				arry during tion operat		operation of	or if a borro	ow does no	
		-	-	-		estruction			
	The C flag is also affected by a rotate through carry instruction.								



# **EEPROM Data Memory**

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

## **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is  $64 \times 8$  bits. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped and is therefore not directly accessible in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and data register in Sector 0 and a single control register in Sector 1.

## **EEPROM Registers**

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Sector 1, can be addressed directly using the corresponding extended instructions or can be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pairs and Indirect Addressing Register, IAR1 or IAR2. Because the EEC control register is located at address 40H in Sector 1, the Memory Pointer low byte register, MP1L or MP2L, must first be set to the value 40H and the Memory Pointer high byte register, MP1H or MP2H, set to the value, 01H, before any operations on the EEC register are executed.

Register	Bit							
Name	7	6	5	4	3	2	1	0
EEA	—	—	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	—	—	—	—	WREN	WR	RDEN	RD

**EEPROM Control Registers List** 

#### • EEA Register

Bit	7	6	5	4	3	2	1	0
Name		_	EEA5	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	0	0	0	0	0	0

Bit  $7 \sim 6$  Unimplemented, read as "0"

Bit  $5 \sim 0$  **EEA5~EEA0**: Data EEPROM address bit  $5 \sim bit 0$ 



#### • EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: Data EEPROM data bit  $7 \sim$  bit 0

#### • EEC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	WREN	WR	RDEN	RD
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	_	—	—	0	0	0	0

Bit 7 ~ 4	Unimplemented,	read as "0"

Bit 3 WREN: Data EEPROM Write Enable 0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 **RDEN**: Data EEPROM Read Enable

0: Disable

1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

#### Bit 0 RD: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note that the WREN, WR, RDEN and RD bits can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.

## Reading Data from the EEPROM

To read data from the EEPROM, The EEPROM address of the data to be read must then be placed in the EEA register. Then the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.



#### Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. Then the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initial a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

#### Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

#### EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However, as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program.



## **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally completed. Otherwise, the EEPROM read or write operation will fail.

#### **Programming Examples**

#### Reading data from the EEPROM – polling method

streams and nom the BB		poing memora
MOV A, EEPROM_ADRES	;	user defined address
MOV EEA, A		
MOV A, 040H	;	setup memory pointer low byte MP1L
MOV MP1L, A	;	MP1L points to EEC register
MOV A, 01H	;	setup Memory Pointer high byte MP1H
MOV MP1H, A		
SET IAR1.1	;	set RDEN bit, enable read operations
SET IAR1.0	;	start Read Cycle - set RD bit
BACK:		
SZ IAR1.0	;	check for read cycle end
JMP BACK		
CLR IAR1	;	disable EEPROM read/write
CLR MP1H		
MOV A, EED	;	move read data to register
MOV READ_DATA, A		

#### Writing Data to the EEPROM - polling method

MOV A, EEPROM ADRES	; user defined address
MOV EEA, A	
MOV A, EEPROM_DATA	; user defined data
MOV EED, A	
MOV A, 40H	; setup memory pointer low byte MP1L
MOV MP1L, A	; MP1L points to EEC register
MOV A, 01H	; setup Memory Pointer high byte MP1H
MOV MP1H, A	
CLR EMI	
SET IAR1.3	; set WREN bit, enable write operations
SET IAR1.2	; start Write Cycle - set WR bit - executed immediately
SET IAR1.2	; start Write Cycle - set WR bit - executed immediately ; after set WREN bit
SET IAR1.2 SET EMI	
SET EMI	
SET EMI BACK:	; after set WREN bit
SET EMI BACK: SZ IAR1.2	; after set WREN bit
SET EMI BACK: SZ IAR1.2 JMP BACK	; after set WREN bit ; check for write cycle end



# Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and relevant control registers.

## **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through the register programming. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/ power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Freq.	Pins
External High Speed Crystal	HXT	400kHz~16MHz	OSC1/OSC2
Internal High Speed RC	HIRC	4, 8, 12MHz	—
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2
Internal Low Speed RC	LIRC	32kHz	—


#### **Oscillator Types**

#### System Clock Configurations

There are four methods of generating the system clock, two high speed oscillators and two low speed oscillators. The high speed oscillators are the external crystal/ceramic oscillator – HXT and the internal 4MHz, 8MHz, 12MHz RC oscillator – HIRC. The two low speed oscillators are the internal 32kHz RC oscillator – LIRC and the external 32.768kHz crystal oscillator – LXT. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.

The actual source clock used for the low speed oscillators is chosen by the FSS bit in the SCC register while for the high speed oscillator the source clock is selected by the FHS bit in the SCC register. The frequency of the slow speed or high speed system clock is determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.






System Clock Configurations

## External Crystal/Ceramic Oscillator – HXT

The External Crystal/Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via a software control bit, FHS. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R<sub>P</sub> is normally not required. C1 and C2 are required.
2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator Oscillator - HXT

Crystal Oscillator C1 and C2 Values						
Crystal Frequency	C1	C2				
16MHz	0pF	0pF				
12MHz	0pF	0pF				
8MHz	0pF	0pF				
4MHz	0pF	0pF				
1MHz	100pF	100pF				
Note: C1 and C2 values ar	e for guidance only.	·				

**Crystal Recommended Capacitor Values** 

### Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of 4MHz, 8MHz, and 12MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that if this internal system clock option is selected, it requires no external pins for its operation.

## External 32.768kHz Crystal Oscillator – LXT

The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. After the LXT oscillator is enabled by setting the LXTEN bit to 1, there is a time delay associated with the LXT oscillator waiting for it to start-up.

When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.


However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer specification. The external parallel feedback resistor,  $R_P$ , is required.

The pin-shared software control bits determine if the XT1/XT2 pins are used for the LXT oscillator or as logic I/O or other pin-shared functional pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O or other pin-shared functional pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.





Note: 1. R<sub>P</sub>, C1 and C2 are required.
 2. Although not shown XT1/XT2 pins have a parasitic capacitance of around 7pF.

External	і хт	Oscillator
LAtomai		OScillator

LXT Oscillator C1 and C2 Values						
Crystal Frequency	C1	C2				
32.768kHz	10pF	10pF				
	Note: 1. C1 and C2 values are for guidance only. 2. R <sub>P</sub> =5M~10MΩ is recommended.					

32.768kHz Crystal Recommended Capacitor Values

## Internal 32kHz Oscillator – LIRC

The Internal 32 kHz System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. It is a fully integrated RC oscillator with a typical frequency of 32kHz at full voltage range, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

# **Operating Modes and System Clocks**


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

#### System Clocks

The device has different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock selections using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency,  $f_{H}$ , or low frequency,  $f_{SUB}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from an HXT or HIRC oscillator, selected via configuring the FHS bit in the SCC register. The low speed system clock source can be sourced from the internal clock  $f_{SUB}$ . If  $f_{SUB}$  is selected then it can be sourced by either the LXT or LIRC oscillators, selected via configuring the FSS bit in the SCC register. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{H}/2~f_{H}/64$ .





#### **Device Clock Configurations**

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillation can be stopped to conserve the power or continue to oscillate to provide the clock source,  $f_{H} \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

#### **System Operation Modes**

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

CDU	Re	elated Regis	ster	£	£	6	£
CFU	FHIDEN	FSIDEN	CKS[2:0]	ISYS	IH	ISUB	f <sub>LIRC</sub>
On	х	х	000~110	f <sub>H</sub> ~f <sub>H</sub> /64	On	On	On
On	х	Х	111	fsub	On/Off <sup>(1)</sup>	On	On
0"	0	1	000~110	Off	0	0	On
Oli	0	I	111	On	Oli	On	On
Off	1	1	xxx	On	On	On	On
0"	1	0	000~110	On	0.7	0#	On
OII	1	U	111	Off		OII	On
Off	0	0	XXX	Off	Off	Off	On/Off <sup>(2)</sup>
	On Off Off Off	OnxOnxOff0Off1Off1	FHIDENFSIDENOnxxOnxxOff01Off11Off10	$\begin{array}{ c c c c c c c }\hline \mbox{FHIDEN} & \mbox{FSIDEN} & \mbox{CKS[2:0]} \\ \hline \mbox{On} & x & x & 000~110 \\ \hline \mbox{On} & x & x & 111 \\ \hline \mbox{Off} & 0 & 1 & 000~110 \\ \hline \mbox{Off} & 1 & 1 & xxx \\ \hline \mbox{Off} & 1 & 1 & xxx \\ \hline \mbox{Off} & 1 & 0 & 000~110 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} & 1 & 1 & 1 \\ \hline \mbox{Off} &$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{ c c c c c c c c c }\hline FHIDEN & FSIDEN & CKS[2:0] & & & & & & & & & & & & & & & & & & &$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

"x ": Don't care

- Note: 1. The  $f_{\rm H}$  clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.
  - 2. The  $f_{LIRC}$  clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.



## NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT or HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

### SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from either the LIRC or LXT oscillator.

#### SLEEP Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped and the  $f_{SUB}$  clock provided to peripheral functions will be stopped too. However the  $f_{LIRC}$  clock can still continue to operate if the WDT function is enabled by the WDTC register.

### **IDLE0 Mode**

The IDLE0 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

### **IDLE1 Mode**

The IDLE1 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

## IDLE2 Mode

The IDLE2 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

## **Control Register**

The registers, SCC, HIRCC, HXTC and LXTC, are used to control the system clock and the corresponding oscillator configurations.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
SCC	CKS2	CKS1	CKS0	—	FHS	FSS	FHIDEN	FSIDEN		
HIRCC	—	_		—	HIRC1	HIRC0	HIRCF	HIRCEN		
HXTC	_			_	_	HXTM	HXTF	HXTEN		
LXTC	—	—		—		—	LXTF	LXTEN		

System Operating Mode Control Registers List



#### SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	FHS	FSS	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W		R/W	R/W	R/W	R/W
POR	0	0	0	_	0	0	0	0
Bit 7~5	$\begin{array}{c} 000:  f_F \\ 001:  f_F \\ 010:  f_F \\ 011:  f_F \\ 100:  f_F \\ 101:  f_F \\ 110:  f_F \\ 111:  f_S \\ These  th \\ addition \end{array}$	и 1/2 1/4 1/8 1/16 1/32 1/64 UB UB UB to the systematic	em clock so	lect which	clock is us ly derived to be chosen	from f <sub>H</sub> or	f <sub>sub</sub> , a divi	ded versio
Bit 4	Unimplemented, read as "0"							
Bit 3	<b>FHS</b> : Hi 0: HIR 1: HX	Ċ	ncy clock se	election				
Bit 2	<b>FSS</b> : Lo 0: LIR 1: LXT	C	cy clock sel	ection				
Bit 1	FHIDE 0: Disa 1: Ena	able	equency osc	illator cont	rol when C	PU is swite	ched off	
					igh speed g an "HAL			or stoppe
Bit 0	<ul> <li>FSIDEN: Low Frequency oscillator control when CPU is switched off</li> <li>0: Disable</li> <li>1: Enable</li> <li>This bit is used to control whether the low speed oscillator is activated or stoppe when the CPU is switched off by executing an "HALT" instruction.</li> </ul>							

### HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	HIRC1	HIRC0	HIRCF	HIRCEN
R/W	_	_	—	—	R/W	R/W	R	R/W
POR	—	_	—	—	0	0	0	1

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection

- 00: 4MHz
- 01: 8MHz
- 10: 12MHz
- 11: 4MHz

When the HIRC oscillator is enabled or the HIRC frequency selection is changed by application program, the clock frequency will automatically be changed after the HIRCF flag is set to 1. It is recommended that the HIRC frequency selected by these bits is the same as the frequency determined by the configuration option to ensure a higer HIRC frequency accuracy spedified in the A.C. chanracteristics.



#### Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable

1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator or the HIRC frequency selection is changed by application program, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable

1: Enable

#### HXTC Register

Bit 2

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	HXTM	HXTF	HXTEN
R/W	_	—	—	—	—	R/W	R	R/W
POR	_		_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

HXTM: HXT mode selection

0: HXT frequency ≤ 10 MHz

1: HXT frequency > 10 MHz

This bit is used to select the HXT oscillator operating mode. Note that this bit must be properly configured before the HXT is enabled. When the OSC1 and OSC2 pins are enabled and the HXTEN bit is set to 1 to enable the HXT oscillator, it is invalid to change the value of this bit. Otherwise, this bit value can be changed with no operation on the HXT function.

Bit 1 HXTF: HXT oscillator stable flag

- 0: HXT unstable
- 1: HXT stable

This bit is used to indicate whether the HXT oscillator is stable or not. When the HXTEN bit is set to 1 to enable the HXT oscillator, the HXTF bit will first be cleared to 0 and then set to 1 after the HXT oscillator is stable.

#### Bit 0

### HXTEN: HXT oscillator enable control

- 0: Disable
- 1: Enable

#### LXTC Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	—		_	LXTF	LXTEN
R/W		_	_	_	_	_	R	R/W
POR		_		—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 LXTF: LXT oscillator stable flag

0: LXT unstable

1: LXT stable

This bit is used to indicate whether the LXT oscillator is stable or not. When the LXTEN bit is set to 1 to enable the LXT oscillator, the LXTF bit will first be cleared to 0 and then set to 1 after the LXT oscillator is stable.

Bit 0 LXTEN: LXT oscillator enable control


- 0: Disable
- 1: Enable



## **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When an HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.






#### NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or LIRC oscillator determined by the FSS bit in the SCC register and therefore requires this oscillator to be stable before full mode switching occurs.






### SLOW Mode to NORMAL Mode Switching

In SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the NORMAL mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000" ~"110" and then the system clock will respectively be switched to  $f_{H}$ ~ $f_{H}/64$ .

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the NORMAL mode from the SLOW Mode. This is monitored using the HXTF bit in the HXTC register or the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the A.C. characteristics.



#### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT is enabled. If the WDT is disabled then WDT will be cleared and stopped.



## Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  clock will be stopped and the application program will stop at the "HALT" instruction, but the  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT is enabled. If the WDT is disabled then WDT will be cleared and stopped.

#### Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  and  $f_{SUB}$  clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT is enabled. If the WDT is disabled then WDT will be cleared and stopped.

#### Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_{\rm H}$  clock will be on but the  $f_{SUB}$  clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting if the WDT is enabled. If the WDT is disabled then WDT will be cleared and stopped.



## Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LXT or LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

#### Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stablise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- An external reset
- A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but wukk rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



# Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

## Watchdog Timer Clock Source

The Watchdog Timer clock source is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

## Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. This register controls the overall operation of the Watchdog Timer.

#### • WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

01010: Enable

Other values: Reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after a delay time,  $t_{\text{SRESET}}$ , and the WRF bit in the RSTFC register will be set to 1.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: $2^8/f_{LIRC}$
$001: 2^{10}/f_{LIRC}$
010: $2^{12}/f_{LIRC}$
$011{:}\ 2^{14}\!/f_{LIRC}$
$100: 2^{15}/f_{LIRC}$
$101: 2^{16}/f_{LIRC}$
110: $2^{17}/f_{LIRC}$
$111: 2^{18}/f_{LIRC}$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	RSTF	LVRF	LRF	WRF
R/W	_	—	—	—	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 **RSTF**: Reset control register software reset flag Refer to the RES Pin Reset section.

Bit 2 LVRF: LVR function reset flag Refer to the Low Voltage Reset section.

<sup>10101:</sup> Disable

- Bit 1
   LRF: LVR control register software reset flag

   Refer to the Low Voltage Reset section.

   Bit 0

   WRF: WDT control register software reset flag

   0: Not occurred
  - 1: Occurred

This bit is set to 1 by the WDT control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

## Watchdog Timer Operation


The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable/disable function, there are five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. The WDT function will be enabled if the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bits value is equal to 01010B. If the WE4~WE0 bits are set to any other values other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have the value of 01010B.

WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Four methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction, the third is via a HALT instruction. The last is an external hardware reset, which means a low level on the external reset pin if the external reset pin function is selected by configuring the RSTC register.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ratio.





# **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the device is running. One example of this is where after power has been applied and the device is already running, the  $\overrightarrow{\text{RES}}$  line is forcefully pulled low. In such a case, known as a normal operation reset, some of the registers remain unchanged allowing the device to proceed with normal operation after the reset line is allowed to return high.


Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the  $\overline{\text{RES}}$  reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

## **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring both internally and externally.

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all I/O ports will be first set to inputs.




## **RES** Pin Reset

Although the microcontroller has an internal RC reset function, if the  $V_{DD}$  power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the RES line reaches a certain voltage value, the reset delay time  $t_{RSTD}$  is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.



For most applications a resistor connected between VDD and the  $\overline{\text{RES}}$  pin and a capacitor connected between VSS and the  $\overline{\text{RES}}$  pin will provide a suitable external reset circuit. Any wiring connected to the  $\overline{\text{RES}}$  pin should be kept as short as possible to minimise any stray noise interference.

For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.




Note: \* It is recommended that this component is added for added ESD protection.

\*\* It is recommended that this component is added in environments where power line noise is significant.

#### External RES Circuit

Pulling the RES Pin low using external hardware will also execute a device reset. In this case, as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point.



There is an internal reset control register, RSTC, which is used to provide a reset when the device operates abnormally due to the environmental noise interference. If the content of the RSTC register is set to any value other than 01010101B or 10101010B, it will reset the device after a delay time,  $t_{SRESET}$ . After power on the register will have a value of 01010101B.

RSTC7 ~ RSTC0 Bits	Reset Function
01010101B	I/O
10101010B	RES
Any other value	Reset MCU

Internal Reset Function Control



#### RSTC Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 **RSTC7~RSTC0**: Reset function control

01010101: <u>PB5</u>

10101010: RES pin

Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time,  $t_{SRESET}$ , and the RSTF bit in the RSTFC register will be set to 1.

All resets will reset this register to POR value except the WDT time out hardware warm reset. Note that when if this register is set to 10101010B to select the RES pin function, this configuration has higher priority than other related pin-shared controls.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	RSTF	LVRF	LRF	WRF
R/W	—	_	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	х	0	0


"x": unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3	RSTF: Reset control register software reset flag 0: Not occurred 1: Occurred This bit is set to 1 by the RSTC control register software reset and cleared by the
	application program. Note that this bit can only be cleared to 0 by the application program.
Bit 2	LVRF: LVR function reset flag Refer to the Low Voltage Reset section.
Bit 1	<b>LRF</b> : LVR control register software reset flag Refer to the Low Voltage Reset section.
Bit 0	<b>WRF</b> : WDT control register software reset flag Refer to the Watchdog Timer Control Register section.

## Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled with a specific LVR voltage  $V_{LVR}$ . If the supply voltage of the device drops to within a range of 0.9V~ $V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between 0.9V~ $V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVD & LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits are changed to some certain values by the environmental noise or software setting, the LVR will reset the device after a delay time,  $t_{SRESET}$ . When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when the device enters the IDLE or SLEEP mode.



#### Low Voltage Reset Timing Chart

#### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	1	0	0	1	1	0

Bit 7~0 LV

LVS7~LVS0: LVR voltage select

01100110: 1.65V
01010101: 1.90V
00110011: 2.55V
10011001: 3.15V
10101010: 3.80V

11110000: LVR disable

Any other value: Generates a MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the five defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the five defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t<sub>SRESET</sub>. However in this situation the register contents will be reset to the POR value.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	RSTF	LVRF	LRF	WRF
R/W	_	_	—	—	R/W	R/W	R/W	R/W
POR	_	—	—	—	0	х	0	0


"x": unknown

Bit 7~4	Unimplemented, read as "0"
Bit 3	<b>RSTF</b> : Reset <u>cont</u> rol register software reset flag Refer to the RES Pin Reset section.
Bit 2	LVRF: LVR function reset flag 0: Not occurred 1: Occurred This bit is set to 1 when a specific low voltage reset condition occurs. Note that this bit
	can only be cleared to 0 by the application program.
Bit 1	<b>LRF</b> : LVR control register software reset flag 0: Not occurred 1: Occurred
	This bit is set to 1 by the LVRC control register contains any undefined LVR voltage register values. This in effect acts like a software-reset function. Note that this bit can only be cleared to 0 by the application program.
Bit 0	WRF: WDT control register software reset flag
	Refer to the Watchdog Timer Control Register section.



#### Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operation is the same as the  $\overline{\text{RES}}$  reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

#### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for  $t_{SST}$  details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	RES or LVR reset during Normal or SLOW Mode operation
1	u	WDT time-out reset during Normal or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

ltem	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT,Time Base	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.



		RES Reset	LVR Reset	WDT Time-out	
Register	Power On Reset	(Normal	(Normal	(Normal	WDT Time-out
		Operation)	Operation)	Operation)	(IDLE/SLEEP)
IAR0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBHP	x x x x x x	u uuuu	u uuuu	u uuuu	u uuuu
STATUS	xx00 xxxx	uuuu uuuu	uuuu uuuu	xx1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
RSTFC	0 x 0 0	uuuu	u1uu	uuuu	uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC3	00	00	00	00	uu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCPU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PD	1111	1111	1111	1111	uuuu
PDC	1111	1111	1111	1111	uuuu
PDPU	0000	0000	0000	0000	uuuu
PE	1 1111	1 1111	1 1111	1 1111	u uuuu
PEC	1 1111	1 1111	1 1111	1 1111	u uuuu
PEPU	0 0000	0 0000	0 0000	0 0000	u uuuu
PF	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFPU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
RSTC	0101 0101	0101 0101	0101 0101	0101 0101	uuuu uuuu
VBGRC	0	0	0	0	u
MFIO	0000	0000	0000	0000	uuuu
MFI1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI2	0000	0000	0000	0000	uuuu
INTEG	0000	0000	0000	0000	uuuu
PMPS	00	00	00	00	u u
SCC	000-0000	000- 0000	000- 0000	000- 0000	uuu- uuuu
HIRCC	0001	0001	0001	0001	uuuu



Register	Power On Reset	RES Reset (Normal Operation)	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
НХТС	000	0 0 0	000	000	u u u
LXTC	00	00	00	00	u u
WDTC	0101 0011	0101 0011	0101 0011	0101 0011	
LVRC	0110 0110	0110 0110	0110 0110	0110 0110	
LVDC	00 0000	00 0000	00 0000	00 0000	uu uuuu
LVPUC	0	0	0	0	u
CMPC	-000 00	-000 00	-000 00	-000 00	-uuu uu
CMPVOS	-001 0000	-001 0000	-001 0000	-001 0000	-uuu uuuu
СТМС0	0000 0	0000 0	0000 0	0000 0	uuuu u
CTMC1	0000 0000	0000 0000	0000 0000	0000 0000	
CTMDL	0000 0000	0000 0000	0000 0000	0000 0000	
СТМОН	0000 0000	0000 0000	0000 0000	0000 0000	
CTMAL	0000 0000	0000 0000	0000 0000	0000 0000	
СТМАН	0000 0000	0000 0000	0000 0000	0000 0000	
CTMRP	0000 0000	0000 0000	0000 0000	0000 0000	
EEA	00 0000	00 0000	00 0000	00 0000	uu uuuu
EED	0000 0000	0000 0000	0000 0000	0000 0000	
PTMC0	0000 0	0000 0	0000 0	0000 0	uuuu u
PTMC1	0000 0000	0000 0000	0000 0000	0000 0000	
PTMDL	0000 0000	0000 0000	0000 0000	0000 0000	
PTMDH	0 0	0 0	0 0	0 0	u u
PTMAL	0000 0000	0000 0000	0000 0000	0000 0000	
PTMAH	0 0	0 0	0 0	0 0	u u
PTMRPL	0000 0000	0000 0000	0000 0000	0000 0000	
PTMRPH	00	0 0	0 0	0 0	u u
STMC0	0000 0	0000 0	0000 0	0000 0	uuuu u
STMC1	0000 0000	0000 0000	0000 0000	0000 0000	
STMDL	0000 0000	0000 0000	0000 0000	0000 0000	
STMDH	0000 0000	0000 0000	0000 0000	0000 0000	
STMAL	0000 0000	0000 0000	0000 0000	0000 0000	
STMAH	0000 0000	0000 0000	0000 0000	0000 0000	
STMRP	0000 0000	0000 0000	0000 0000	0000 0000	
SLEDC0	0000 0000	0000 0000	0000 0000	0000 0000	
SLEDC1	00 0000	00 0000	00 0000	00 0000	uu uuuu
SLEDC2	0000 0000	0000 0000	0000 0000	0000 0000	
TBOC	0000	0000	0000	0000	uuuu
TB1C	0000	0000	0000	0000	uuuu
PSCOR	00	00	00	00	u u
PSC1R	00	00	00	0 0	u u
					uuuu (ADRFS=0)
SADOL	X X X X	XXXX	X X X X	XXXX	uuuu uuuu (ADRFS=1)
SADOH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu (ADRFS=0)
					uuuu (ADRFS=1)

Register	Power On Reset	RES Reset (Normal Operation)	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
SADC0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 -000	0000 -000	0000 -000	0000 -000	uuuu -uuu
SADC2	0-00 0000	0-00 0000	0-00 0000	0-00 0000	u-uu uuuu
SIMC0	111- 0000	111- 0000	111- 0000	111- 0000	uuu- uuuu
SIMC1	1000 0001	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	XXXX XXXX	XXXX XXXX	x x x x x x x x x x	XXXX XXXX	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
SIMTOC	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
SCOMC	-000	-000	-000	-000	-uuu
USR	0000 1011	0000 1011	0000 1011	0000 1011	uuuu uuuu
UCR1	0000 00x0	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu
UCR2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
TXR_RXR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
BRG	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
IFS0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
IFS1	00	00	00	00	u u
PAS0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCS0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCS1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PDS0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PES0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PES1	00	00	00	00	u u
PFS0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
PFS1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
NFCCTRL	0000	0000	0000	0000	uuuu
NFCEEC	00 0000	00 0000	00 0000	00 0000	uu uuuu
NFC_INTE	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
NFC_INTF	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
NFC_STATUS	0000	0000	0000	0000	uuuu
NFCEEA	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
NFCEED0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
NFCEED1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
NFCEED2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
NFCEED3	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
NFCWRA	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
EEC	0000	0000	0000	0000	uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for Unimplemented



# Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PF. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it	1		
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	—	—	_	—	PD3	PD2	PD1	PD0
PDC	_	—	_	_	PDC3	PDC2	PDC1	PDC0
PDPU	—	—	_	—	PDPU3	PDPU2	PDPU1	PDPU0
PE	_	—	_	PE4	PE3	PE2	PE1	PE0
PEC	—	—	_	PEC4	PEC3	PEC2	PEC1	PEC0
PEPU	_	—	_	PEPU4	PEPU3	PEPU2	PEPU1	PEPU0
PF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
PFC	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0
PFPU	PFPU7	PFPU6	PFPU5	PFPU4	PFPU3	PFPU2	PFPU1	PFPU0
LVPUC	—	_	_	—	—	—		LVPU

"-": Unimplemented, read as "0"

I/O Logic Function Registers List



## **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers PAPU~PFPU and LVPUC and are implemented using weak PMOS transistors. Note that the pull-high resistor can be controlled by the relevant pull-high control registers only when the pin-shared functional pin is selected as a logic input or NMOS output. Otherwise, the pull-high resistors can not be enabled.

#### PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Px.n Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the Px.n pin pull-high function. Here the "x" can be A, B, C, D, E and F. However, the actual available bits for each I/O Port may be different.

#### LVPUC Register

Bit	7	6	5	4	3	2	1	0
Name		_	—	_	—	_	—	LVPU
R/W	—	—	—	_	—	—	—	R/W
POR	—	_	—	_	—		—	0

Bit 7~1 Unimplemented, read as "0"

LVPU: Low Voltage pull-high resistor control

0: All pin pull-high resistors are  $30k\Omega @ 5V$ 

1: All pin pull-high resistors are  $7.5k\Omega$  @ 5V

Note that as the pull high resistors are formed using long PMOS transistors, lower operating voltages will result in higher pull high resistor impedances. It is therefore recommended that for lower voltage applications the lower pull high resistor value is chosen.

## Port A Wake-up

Bit 0

The HALT instruction forces the microcontroller into the SLEEP or IDLE Modes which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register. Note that the wake-up function can be controlled by the wake-up control registers only when the pin-shared functional pin is selected as general purpose input/output and the MCU enters the Power down mode.



#### • PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control 0: Disable

1: Enable

## I/O Port Control Registers

Each I/O port has its own control register known as PAC~PFC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

## PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

**PxCn**: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B, C, D, E and F. However, the actual available bits for each I/O Port may be different.

# I/O Port Source Current Control

The device supports different source current driving capability for each I/O port. With the corresponding selection registers, SLEDCn, specific I/O port can support four levels of the source current driving capability. Users should refer to the D.C. characteristics section to select the desired source current for different applications.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00				
SLEDC1	_	—	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10				
SLEDC2	SLEDC27	SLEDC26	SLEDC25	SLEDC24	SLEDC23	SLEDC22	SLEDC21	SLEDC20				

I/O Port Source Current Control Registers List



#### SLEDC0 Register

SLEDCU K	egister			_						
Bit	7	6	5	4	3	2	1	0		
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 7~6 Bit 5~4	00: Source current=Level 0 (min.) 01: Source current=Level 1 10: Source current=Level 2 11: Source current=Level 3 (max.)									
Bit 3~2	SLEDC 00: So	urce curren	2 <b>02</b> : PA7~F t=Level 0 (	PA4 source	current sele	ection				
	10: So	urce curren urce curren urce curren	t=Level 2	max.)						
Bit 1~0 SLEDC01~SLEDC00: PA3~PA0 source current selection 00: Source current=Level 0 (min.) 01: Source current=Level 1 10: Source current=Level 2 11: Source current=Level 3 (max.) SLEDC1 Register										
Bit	7	6	5	4	3	2	1	0		
	-		-		-					

Bit	7	6	5	4	3	2	1	0
Name	_	—	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10
R/W		_	R/W	R/W	R/W	R/W	R/W	R/W
POR			0	0	0	0	0	0

- Bit 7~6 Unimplemented, read as "0"
- Bit 5~4 SLEDC15~SLEDC14: PD3~PD0 source current selection
  - 00: Source current=Level 0 (min.)
  - 01: Source current=Level 1
  - 10: Source current=Level 2
  - 11: Source current=Level 3 (max.)
- SLEDC13~SLEDC12: PC7~PC4 source current selection Bit 3~2
  - 00: Source current=Level 0 (min.)
  - 01: Source current=Level 1
  - 10: Source current=Level 2
  - 11: Source current=Level 3 (max.)

Bit 1~0 SLEDC11~SLEDC10: PC3~PC0 source current selection

- 00: Source current=Level 0 (min.)
  - 01: Source current=Level 1
  - 10: Source current=Level 2
  - 11: Source current=Level 3 (max.)



#### SLEDC2 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC27	SLEDC26	SLEDC25	SLEDC24	SLEDC23	SLEDC22	SLEDC21	SLEDC20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	SLEDC	27~SLEDO	2 <b>6</b> : PF7~P	F4 source of	current sele	ction		
510, 0		urce curren				•••••		
		urce curren	· · · · · · · · · · · · · · · · · · ·					
	011.00	urce curren						
		urce current		max.)				
Bit 5~4	SLEDC	25~SLEDC	2 <b>4</b> : PF3~P	F0 source of	current sele	ction		
	00: So	urce curren	t=Level 0 (	min.)				
	01: So	urce curren	t=Level 1	,				
	10: So	urce curren	t=Level 2					
	11: So	urce current	t=Level 3 (	max.)				
Bit 3~2	SLEDC	23~SLEDO	2 <b>2</b> : PE4 so	ource curren	nt selection			
	00: So	urce curren	t=Level 0 (	min.)				
	01: So	urce curren	t=Level 1					
	10: So	urce curren	t=Level 2					
	11: So	urce current	t=Level 3 (	max.)				
Bit 1~0	SLEDC	21~SLEDC	2 <b>0</b> : PE3~F	E0 source	current sele	ction		
	00: So	urce curren	t=Level 0 (	min.)				
	01: So	urce curren	t=Level 1					
	10: So	urce curren	t=Level 2					
	11: So	urce current	t=Level 3 (	max.)				

### I/O Port Power Source Control

This device supports different I/O port power source selections for PA1 and PA3~PA7. The port power can come from either the power pin VDD or VDDIO which is determined using the PMPS1~PMPS0 bits in the PMPS register. The VDDIO power pin function should first be selected using the corresponding pin-shared function selection bits if the port power is supposed to come from the VDDIO pin. An important point to know is that the input power voltage on the VDDIO pin should be equal to or less than the device supply power voltage when the VDDIO pin is selected as the port power supply pin.

• PMPS Register

Bit 1~0

Bit	7	6	5	4	3	2	1	0
Name		_	—	—	—	_	PMPS1	PMPS0
R/W		_	_	_	_	_	R/W	R/W
POR		_	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

PMPS1~PMPS0: PA1, PA3~PA7 pin power source selection 0x: VDD 1x: VDDIO



#### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

#### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register "i", labeled as IFSi, which can select the desired functions of the multi-function pin-shared pins.

When the pin-shared input function is selected to be used, the corresponding input and output functions selection should be properly managed. For example, if the I<sup>2</sup>C SDA line is used, the corresponding output pin-shared function should be configured as the SDI/SDA function by configuring the PxSn register and the SDA signal intput should be properly selected using the IFSi register. However, if the external interrupt function is selected to be used, the relevant output pin-shared function should be selected as an I/O function and the interrupt signal should be selected.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCKn, xTPnI, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register				Bit				
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
PES0	PES07	PES06	PES05	PES04	PES03	PES02	PES01	PES00
PES1	_	_	—	_	_	_	PES11	PES10
PFS0	PFS07	PFS06	PFS05	PFS04	PFS03	PFS02	PFS01	PFS00
PFS1	PFS17	PFS16	PFS15	PFS14	PFS13	PFS12	PFS11	PFS10
IFS0	SCSBPS	SDISDAPS	SCKSCLPS	STPIPS	PTPIPS	STCKPS	CTCKPS	PTCKPS
IFS1	_	_	—		_	_	INT1PS	INT0PS

**Pin-shared Function Selection Registers List** 



### PAS0 Register

Bit	7	6	5	4	3	2	1	0			
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7~6	<ul> <li>7~6 PAS07~PAS06: PA3 pin-shared function selection</li> <li>00: PA3/INT1</li> <li>01: PA3/INT1</li> <li>10: PA3/INT1</li> <li>11: SDO</li> </ul>										
Bit 5~4 PAS05~PAS04: PA2 pin-shared function selection 00: PA2 01: PA2 10: PA2 11: PA2											
Bit 3~2											
Bit 1~0 PAS01~PAS00: PA0 pin-shared function selection 00: PA0 01: PA0 10: PA0 11: PA0											
PAS1 Register											

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PAS17~PAS16: PA7 pin-shared function selection 00: PA7/INT1 01: PA7/INT1 10: PA7/INT1 11: TX
Bit 5~4	PAS15~PAS14: PA6 pin-shared function selection 00: PA6/INT0 01: PA6/INT0 10: PA6/INT0 11: RX
Bit 3~2	PAS13~PAS12: PA5 pin-shared function selection 00: PA5 01: PA5 10: PA5 11: SCK/SCL
Bit 1~0	PAS11~PAS10: PA4 pin-shared function selection 00: PA4 01: PA4 10: PA4 11: SDI/SDA



## PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	<b>PBS07</b> ~ 00: PB 01: PB 10: PB 11: CT	3 3 3	3 pin-share	ed function	selection			
Bit 5~4 PBS05~PBS04: PB2 pin-shared function selection 00: PB2/PTCK 01: PB2/PTCK 10: PB2/PTCK 11: PTPB								
it 3~2	00: PB 01: PB	1/PTPI 1/PTPI 1/PTPI	1 pin-share	d function	selection			
Bit 1~0 <b>PBS01~PBS00</b> : PB0 pin-shared function selection 00: PB0 01: PB0 10: PB0 11: CX								
PBS1 Regi	ster							

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PBS17~	PBS16: PB7 pin-shared	l function selection
----------------	-----------------------	----------------------

- 00: PB7
- 01: PB7
- 10: PB7
- 11: OSC2

Bit 5~4 PBS15~PBS14: PB6 pin-shared function selection

- 00: PB6
- 01: PB6
- 10: PB6
- 11: OSC1

Bit 3~2 PBS13~PBS12: PB5 pin-shared function selection

- $00: PB5/\underline{RES}$
- $01{:}\,PB5/\underline{RES}$
- 10: PB5/<u>RES</u>
- 11: PB5/RES
- Bit 1~0 PBS11~PBS10: PB4 pin-shared function selection
  - 00: PB4/CTCK
  - 01: PB4/CTCK
  - 10: PB4/CTCK
  - 11: CTPB



# PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	PCS07~PCS06: PC3 pin-shared function selection 00: PC3/PTCK 01: PC3/PTCK 10: PTPB 11: AN3							
3it 5~4	00: PC		22 pin-share	ed function	selection			
3it 3~2	PCS03~ 00: PC 01: CX 10: VR 11: AN	K REF	21 pin-share	ed function	selection			
3it 1~0	PCS01~PCS00: PC0 pin-shared function selection 00: PC0 01: PC0 10: VREFI 11: AN0							

#### PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PCS17~PCS16: PC7 pin-shared function selection

- 00: PC7/STCK
- 01: PC7/STCK
- 10: STPB
- 11: AN7
- Bit 5~4 **PCS15~PCS14**: PC6 pin-shared function selection
  - 00: PC6/STPI 01: PC6/STPI
  - 10. CTD
  - 10: STP 11: AN6
- Bit 3~2 PCS13~PCS12: PC5 pin-shared function selection
  - 00: PC5
  - 01: PC5
  - 10: PC5
  - 11: AN5
- Bit 1~0 PCS11~PCS10: PC4 pin-shared function selection
  - 00: PC4
  - 01: PC4
  - 10: PC4
  - 11: AN4



# PDS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	PDS07~ 00: PD 01: PD 10: PD 11: AN	03 03	93 pin-share	ed function	selection			
Bit 5~4	PDS05~PDS04: PD2 pin-shared function selection 00: PD2 01: PD2 10: PD2 11: AN10							
Bit 3~2	PDS03~PDS02: PD1 pin-shared function selection 00: PD1 01: PD1 10: PD1 11: AN9							
Bit 1~0 PES0 Regi	00: PD 01: PD 10: PD 11: AN	00	00 pin-share	ed function	selection			

Bit	7	6	5	4	3	2	1	0
Name	PES07	PES06	PES05	PES04	PES03	PES02	PES01	PES00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PES07~PES06: PE3 pin-shared function selection 00: PE3 01: PE3 10: VDDIO 11: CTP
Bit 5~4	PES05~PES04: PE2 pin-shared function selection 00: PE2/CTCK 01: PE2/CTCK 10: PE2/CTCK 11: CTPB
Bit 3~2	PES03~PES02: PE1 pin-shared function selection 00: PE1/STPI 01: PE1/STPI 10: PE1/STPI 11: STP
Bit 1~0	PES01~PES00: PE0 pin-shared function selection 00: PE0/STCK 01: PE0/STCK 10: PE0/STCK 11: STPB



### PES1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	_	—	—	PES11	PES10
R/W	_	—	_	_	—	—	R/W	R/W
POR	—	—			—	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **PES11~PES10**: PE4 pin-shared function selection

00: PE4

- 01: PE4
- 10: PE4
- 11: PE4

### PFS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PFS07	PFS06	PFS05	PFS04	PFS03	PFS02	PFS01	PFS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PFS07~PFS06**: PF3 pin-shared function selection

- 00: PF3
- 01: PF3
- 10: SCK/SCL
- 11: SCOM3

Bit 5~4 **PFS05~PFS04**: PF2 pin-shared function selection

- 00: PF2
- 01: PF2
- 10: SDI/SDA
- 11: SCOM2

Bit 3~2 **PFS03~PFS02**: PF1 pin-shared function selection

- 00: PF1
- 01: PF1
- 10: SDO
- 11: SCOM1

### Bit 1~0 **PFS01~PFS00**: PF0 pin-shared function selection

- 00: PF0
- 01: <u>PF0</u>
- 10: SCS
- 11: SCOM0

### • PFS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PFS17	PFS16	PFS15	PFS14	PFS13	PFS12	PFS11	PFS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

 Bit 7~6
 **PFS17~PFS16**: PF7 pin-shared function selection

 00: PF7
 01: PF7

 10: PF7
 11: C+

 Bit 5~4
 **PFS15~PFS14**: PF6 pin-shared function selection

 00: PF6
 01: PF6

 10: C 11: AN12



# Bit 3~2 **PFS13~PFS12**: PF5 pin-shared function selection

- 00: PF5
- 01: PF5 10: PF5
- 10: PF5
- 11: XT1

Bit 1~0 **PFS11~PFS10**: PF4 pin-shared function selection

- 00: PF4
- 01: PF4
- 10: PF4
- 11: XT2

# IFS0 Register

Bit	7	6	5	4	3	2	1	0		
Name	SCSBPS	SDISDAPS	SCKSCLPS	STPIPS	PTPIPS	STCKPS	CTCKPS	PTCKPS		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 7	SCSE	BPS: SCS inp	ut source pin	selection						
	0: P	PA1								
	1: P	PF0								
Bit 6			SDA input so	urce pin se	lection					
	0: P									
	1: P		- /							
Bit 5			C/SCL input s	ource pin s	election					
	0: PA5									
Bit 4	1: PF3									
DII 4	4 <b>STPIPS</b> : STPI input source pin selection 0: PC6									
	0. I 1: P									
Bit 3			out source pin	selection						
5110	0: P		ar source pin							
	1: P	1: PB1								
Bit 2	STCI	KPS: STCK	input source p	oin selection	n					
	0: F									
	1: P	PE0								
Bit 1	CTC	KPS: CTCK	input source	pin selectio	n					
	0: P		1	1						
	1: P	ΡE2								
Bit 0	PTC	KPS: PTCK	input source j	oin selectio	n					
	0: F		. 1							
	1: P									

# IFS1 Register


Bit	7	6	5	4	3	2	1	0
Name	_	—	—	_	—	—	INT1PS	INT0PS
R/W	—	—	—	_	—	—	R/W	R/W
POR	_	—	_		_	_	0	0

Bit 7~2	Unimplemented, read as "0"
Bit 1	<b>INT1PS</b> : INT1 input source pin selection
	0: PA3
	1: PA7
Bit 0	<b>INTOPS</b> : INTO input source pin selection
	0: PA1
	1: PA6



# **I/O Pin Structures**

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this diagram, it is supplied as a guide only to assist with the functional understanding of the logc function I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

# **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC~PFC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA~PF, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



# **Timer Modules – TM**

One of the most fundamental functions in any microcontroller devices is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, generally abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact, Standard and Periodic TM sections.

### Introduction

The device contains three TMs and each individual TM can be categorised as a certain type, namely Compact Type TM, Standard Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact, Standard and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the three types of TMs are summarised in the accompanying table.

TM Function	СТМ	STM	PTM
Timer/Counter	$\checkmark$	$\checkmark$	$\checkmark$
Input Capture	—	$\checkmark$	$\checkmark$
Compare Match Output	$\checkmark$	$\checkmark$	$\checkmark$
PWM Channels	1	1	1
Single Pulse Output	—	1	1
PWM Alignment	Edge	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period	Duty or Period

**TM Function Summary** 

# **TM Operation**

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running count-up counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

# TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTCK2~xTCK0 bits in the xTM control registers, where "x" stands for C, S or P type TM. The clock source can be a ratio of the system clock,  $f_{SYS}$ , or the internal high clock,  $f_H$ , the  $f_{SUB}$  clock source or the external xTCK pin. The xTCK pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.

# **TM Interrupts**

The Compact Type, Standard Type and Periodic Type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.



# **TM External Pins**


Each of the TMs, irrespective of what type, has one or two TM input pins, with the label xTCK and xTPI respectively. The xTM input pin, xTCK, is essentially a clock source for the xTM and is selected using the xTCK2~xTCK0 bits in the xTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCK input pin can be chosen to have either a rising or falling active edge. The STCK and PTCK pins are also used as the external trigger input pin in single pulse output mode for the STM and PTM respectively.

The other xTM input pin, STPI or PTPI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the STIO1~STIO0 or PTIO1~PTIO0 bits in the STMC1 or PTMC1 register respectively. There is another capture input, PTCK, for PTM capture input mode, which can be used as the external trigger input source except the PTPI pin.

The TMs each have two output pins, xTP and xTPB. The xTPB is the inverted signal of the xTP output. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTP or xTPB output pin is also the pin where the TM generates the PWM output waveform.


As the TM input and output pins are pin-shared with other functions, the TM output function must first be setup using relevant pin-shared function selection register. The details of the pin-shared function selection are described in the pin-shared function section.

C	ГМ	STM PTM		ГМ	
Input	Output	Input	Output	Input	Output
CTCK	CTP, CTPB	STCK, STPI	STP, STPB	PTCK, PTPI	PTP, PTPB




TM External Pins

**CTM Function Pin Block Diagram** 



STM Function Pin Block Diagram






**PTM Function Pin Block Diagram** 

# **Programming Considerations**

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMAL and PTMRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.




The following steps show the read and write procedures:

- Writing Data to CCRA or CCRP
  - Step 1. Write data to Low Byte xTMAL or PTMRPL
     note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMAH or PTMRPH
    - here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA or CCRP
  - Step 1. Read data from the High Byte xTMDH, xTMAH or PTMRPH
    - here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte xTMDL, xTMAL or PTMRPL
    - this step reads data from the 8-bit buffer.

# Compact Type TM – CTM

Although the simplest form of the three TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive two external output pins.



Compact Type TM Block Diagram

# **Compact Type TM Operation**

At its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 8-bit wide whose value is compared with the highest eight bits in the counter while the CCRA is 16-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

# **Compact Type TM Register Description**

Overall operation of the Compact TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The CTMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register				В	it			
Name	7	6	5	4	3	2	1	0
CTMC0	CTPAU	CTCK2	CTCK1	CTCK0	CTON	—	—	—
CTMC1	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
CTMDL	D7	D6	D5	D4	D3	D2	D1	D0
CTMDH	D15	D14	D13	D12	D11	D10	D9	D8
CTMAL	D7	D6	D5	D4	D3	D2	D1	D0
CTMAH	D15	D14	D13	D12	D11	D10	D9	D8
CTMRP	CTRP7	CTRP6	CTRP5	CTRP4	CTRP3	CTRP2	CTRP1	CTRP0



#### CTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTPAU	CTCK2	CTCK1	CTCK0	CTON	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
POR	0	0	0	0	0	_	_	_

Bit 7 CTPAU: CTM Counter Pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

## Bit 6~4 CTCK2~CTCK0: Select CTM Counter clock

- 000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub> 010: f<sub>H</sub>/16 011: f<sub>H</sub>/64 100: f<sub>SUB</sub>
- 101: fsub
- 110: CTCK rising edge clock
- 111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 CTON: CTM Counter On/Off control

0: Off

1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run while clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

#### Bit 2~0 Unimplemented, read as "0"

### CTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6

00: Compare Match Output Mode

CTM1~CTM0: Select CTM Operating Mode

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

<sup>01:</sup> Undefined



- Compare Match Output Mode
- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode
- 00: PWM output inactive state
- 01: PWM output active state
- 10: PWM output
- 11: Undefined
- Timer/Counter Mode
  - Unused

These two bits are used to determine how the CTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be setup using the CTOC bit in the CTMC1 register. Note that the output level requested by the CTIO1 and CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state, it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when the CTM is running.

Bit 3 CTOC: CTP Output control Compare Match Output Mode

- 0: Initial low
- 1: Initial high

PWM Output Mode

- 0: Active low
- 1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTPOL: CTP Output polarity control

- 0: Non-invert
- 1: Invert

This bit controls the polarity of the CTP output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.

Bit 1 CTDPX: CTM PWM duty/period control

- 0: CCRP period; CCRA duty
  - 1: CCRP duty; CCRA period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.



#### Bit 0 CTCCLR: CTM Counter Clear condition selection

0: CTM Comparator P match

1: CTM Comparator A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

# CTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 CTM Counter Low Byte Register bit 7 ~ bit 0 CTM 16-bit Counter bit 7 ~ bit 0

### CTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 CTM Counter High Byte Register bit 7 ~ bit 0 CTM 16-bit Counter bit 15 ~ bit 8

### CTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 CTM CCRA Low Byte Register bit 7 ~ bit 0 CTM 16-bit CCRA bit 7 ~ bit 0

### CTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 CTM CCRA High Byte Register bit 7 ~ bit 0 CTM 16-bit CCRA bit 15 ~ bit 8



### CTMRP Register

Bit	7	6	5	4	3	2	1	0
Name	CTRP7	CTRP6	CTRP5	CTRP4	CTRP3	CTRP2	CTRP1	CTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 CTRP7~CTRP0: CTM CCRP 8-bit register, compared with the CTM Counter bit 15 ~ bit 8

Comparator P Match Period=

0: 65536 CTM clocks

 $1 \sim 255: 256 \times (1 \sim 255)$  CTM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

# **Compact Type TM Operating Modes**

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.


## **Compare Match Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.


If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 16-bit, FFFF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – CTCCLR=0



3. The output pin is reset to its initial state by a CTON bit rising edge





Compare Match Output Mode – CTCCLR=1

Note: 1. With CTCCLR=1, a Comparator A match will clear the counter

2. The CTM output pin is controlled only by the CTMAF flag

3. The output pin is reset to its initial state by a CTON bit rising edge

4. The CTMPF flag is not generated when CTCCLR=1



### **Timer/Counter Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

### **PWM Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 10 respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit in the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 16-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=0

CCRP	1~255	0			
Period	CCRP×256	65536			
Duty	CCRA				

If  $f_{SYS}$ =16MHz, CTM clock source select  $f_{SYS}$ /4, CCRP=2 and CCRA=128,

The CTM PWM output frequency= $(f_{SYS}/4)/(2 \times 256) = f_{SYS}/2048 = 7.8125$  kHz, duty= $128/(2 \times 256) = 25\%$ . If the Duty value defined by the CCPA register is equal to or greater than the Pariod value, then the


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

### • 16-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=1

CCRP	1~255	0		
Period	CCRA			
Duty	CCRP×256	65536		

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value except when the CCRP value is equal to 0.







Note: 1. Here CTDPX=0 – Counter cleared by CCRP

2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when CTIO [1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation








2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when CTIO [1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation

# Standard Type TM – STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with two external input pins and can drive two external output pins.



Standard Type TM Block Diagram

# Standard Type TM Operation

The size of Standard TM is 16-bit wide and its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 8-bit wide whose value is compared the with highest 8 bits in the counter while the CCRA is the sixteen bits and therefore compares all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

# Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The STMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
STMC0	STPAU	STCK2	STCK1	STCK0	STON	_	_	—				
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR				
STMDL	D7	D6	D5	D4	D3	D2	D1	D0				
STMDH	D15	D14	D13	D12	D11	D10	D9	D8				
STMAL	D7	D6	D5	D4	D3	D2	D1	D0				
STMAH	D15	D14	D13	D12	D11	D10	D9	D8				
STMRP	STRP7	STRP6	STRP5	STRP4	STRP3	STRP2	STRP1	STRP0				

16-bit Standard TM Registers List



### STMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STPAU	STCK2	STCK1	STCK0	STON	—	_	—
R/W	R/W	R/W	R/W	R/W	R/W	—	_	—
POR	0	0	0	0	0	_	_	_

Bit 7 STPAU: STM Counter Pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

### Bit 6~4 STCK2~STCK0: Select STM Counter clock

 $\begin{array}{l} 000: \ f_{SYS}/4 \\ 001: \ f_{SYS} \\ 010: \ f_{H}/16 \\ 011: \ f_{H}/64 \\ 100: \ f_{SUB} \\ 101: \ f_{SUB} \\ 110: \ STCK \ rising \ edge \ clock \end{array}$ 

111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 STON: STM Counter On/Off control

0: Off

1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode or PWM output Mode or Single Pulse Output Mode, then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

#### Bit 2~0 Unimplemented, read as "0"

### STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6

6 STM1~STM0: Select STM Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.



Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode/Single Pulse Output Mode
  - 00: PWM output inactive state
  - 01: PWM output active state
  - 10: PWM output
- 11: Single Pulse Output
- Capture Input Mode
  - 00: Input capture at rising edge of STPI
  - 01: Input capture at falling edge of STPI
  - 10: Input capture at rising/falling edge of STPI
- 11: Input capture disabled
- Timer/Counter Mode
- Unused

These two bits are used to determine how the STM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.

In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.

Bit 3

Bit 2

- STOC: STM STP Output control
- Compare Match Output Mode
  - 0: Initial low
  - 1: Initial high

PWM Output Mode/Single Pulse Output Mode

- 0: Active low
- 1: Active high

This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM Output Mode/ Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STM output pin when the STON bit changes from low to high.

STPOL: STM STP Output polarity control

This bit controls the polarity of the STP output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.

<sup>0:</sup> Non-invert

<sup>1:</sup> Invert



Bit 1 STDPX: STM PWM duty/period control 0: CCRP – period; CCRA – duty

1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 STCCLR: STM Counter Clear condition selection

0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM Output Mode, Single Pulse Output Mode or Capture Input Mode.

### STMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM Counter Low Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 7 ~ bit 0

# STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: STM Counter High Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 15 ~ bit 8

### STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STM CCRA Low Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 7 ~ bit 0

### STMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: STM CCRA High Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 15 ~ bit 8



### STMRP Register

Bit	7	6	5	4	3	2	1	0
Name	STRP7	STRP6	STRP5	STRP4	STRP3	STRP2	STRP1	STRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 STRP7~STRP0: STM CCRP 8-bit register, compared with the STM counter bit 15~bit 8 Comparator P match period=

0: 65536 STM clocks

1~255: (1~255) × 256 STM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

# Standard Type TM Operation Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

## Compare Match Output Mode


To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 16-bit, FFFF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when a STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – STCCLR=0

Note: 1. With STCCLR=0, a Comparator P match will clear the counter 2. The STM output pin is controlled only by the STMAF flag

3. The output pin is reset to its initial state by a STON bit rising edge





Compare Match Output Mode – STCCLR=1

- Note: 1. With STCCLR=1, a Comparator A match will clear the counter
  - 2. The STM output pin is controlled only by the STMAF flag
  - 3. The output pin is reset to its initial state by a STON bit rising edge
  - 4. The STMPF flag is not generated when STCCLR=1



### **Timer/Counter Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

### **PWM Output Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=0

CCRP	1~255	0		
Period	CCRP×256	65536		
Duty	CCRA			

If fsys=16MHz, STM clock source is fsys/4, CCRP=2 and CCRA=128,

The STM PWM output frequency= $(f_{SYS}/4)/(2 \times 256) = f_{SYS}/2048 = 7.8125 \text{ kHz}, \text{ duty} = 128/(2 \times 256) = 25\%$ .


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


#### • 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=1

CCRP	1~255 0				
Period	CCRA				
Duty	CCRP×256	65536			

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the CCRP register value except when the CCRP value is equal to 0.









2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when STIO [1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation







- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when STIO [1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation




### Single Pulse Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.


The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



Single Pulse Generation





Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse triggered by the STCK pin or by setting the STON bit high
- 4. A STCK pin active edge will automatically set the STON bit high.
- 5. In the Single Pulse Output Mode, STIO [1:0] must be set to "11" and can not be changed




## Capture Input Mode

To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the STPI pin, whose active edge can be a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPI pin the present value in the counter will be latched into the CCRA registers and a STM interrupt generated. Irrespective of what events occur on the STPI pin the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STPI pin to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPI pin, however it must be noted that the counter will continue to run. The STCCLR and STDPX bits are not used in this mode.






### **Capture Input Mode**

- Note: 1. STM [1:0]=01 and active edge set by the STIO [1:0] bits
  - 2. A STM Capture input pin active edge transfers the counter value to CCRA
  - 3. STCCLR bit not used
  - 4. No output function STOC and STPOL bits are not used
  - 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero



# Periodic Type TM – PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can also be controlled with two external input pins and can drive two external output pins.



Periodic Type TM Block Diagram

# Periodic Type TM Operation

The size of Periodic TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

# Periodic Type TM Register Description

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register		Bit											
Name	7	6	5	4	3	2	1	0					
PTMC0	PTPAU	PTCK2	PTCK1	PTCK0	PTON	—	—	_					
PTMC1	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR					
PTMDL	D7	D6	D5	D4	D3	D2	D1	D0					
PTMDH	_	—	—	—	—	—	D9	D8					
PTMAL	D7	D6	D5	D4	D3	D2	D1	D0					
PTMAH	_		_	—	_	_	D9	D8					
PTMRPL	PTRP7	PTRP6	PTRP5	PTRP4	PTRP3	PTRP2	PTRP1	PTRP0					
PTMRPH	_	_				_	PTRP9	PTRP8					

10-bit Periodic TM Registers List



#### PTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTPAU	PTCK2	PTCK1	PTCK0	PTON	—	—	_
R/W	R/W	R/W	R/W	R/W	R/W	—	—	_
POR	0	0	0	0	0	_	_	—

Bit 7 PTPAU: PTM Counter Pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

### Bit 6~4 PTCK2~PTCK0: Select PTM Counter clock

- 000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub> 010: f<sub>H</sub>/16 011: f<sub>H</sub>/64 100: f<sub>SUB</sub> 101: f<sub>SUB</sub>
- 110: PTCK rising edge clock 111: PTCK falling edge clock

These three bits are used to select the clock source for the PTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 PTON: PTM Counter On/Off control

0: Off

1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run while clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the PTM is in the Compare Match Output Mode or PWM output Mode or Single Pulse Output Mode, then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

#### Bit 2~0 Unimplemented, read as "0"

### PTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6

**PTM1~PTM0**: Select PTM Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin state is undefined.



Bit 5~4	PTIO1~PTIO0	Select PTM	external	pin	function
---------	-------------	------------	----------	-----	----------

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode/Single Pulse Output Mode
  - 00: PWM output inactive state
  - 01: PWM output active state
  - 10: PWM output
- 11: Single Pulse Output
- Capture Input Mode
  - 00: Input capture at rising edge of PTPI or PTCK
  - 01: Input capture at falling edge of PTPI or PTCK
  - 10: Input capture at rising/falling edge of PTPI or PTCK
- 11: Input capture disabled
- Timer/Counter Mode
- Unused

These two bits are used to determine how the PTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a compare match occurs from the Comparator A. The PTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output pin should be setup using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output pin when a compare match occurs. After the PTM output pin changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a certain compare match condition occurs. The PTM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits only after the PTM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

Bit 3

Bit 2

- **PTOC**: PTM PTP Output control Compare Match Output Mode
  - ompare Match
  - 0: Initial low
  - 1: Initial high
- PWM Output Mode/Single Pulse Output Mode
- 0: Active low
- 1: Active high

This is the output control bit for the PTM output pin. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Output Mode/ Single Pulse Output Mode. It has no effect if the PTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output pin when the PTON bit changes from low to high.

PTPOL: PTM PTP Output polarity control

- 0: Non-invert
- 1: Invert

This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode.



# Bit 1 PTCAPTS: PTM Capture Triiger Source selection 0: From PTPI pin

# 1: From PTCK pin

### Bit 0 PTCCLR: PTM Counter Clear condition selection 0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

## PTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTM Counter Low Byte Register bit 7 ~ bit 0 PTM 10-bit Counter bit 7 ~ bit 0

## PTMDH Register

Bit	7	6	5	4	3	2	1	0
Name		_	—	—	_	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR	—	_	—	—	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM Counter High Byte Register bit 1 ~ bit 0 PTM 10-bit Counter bit 9 ~ bit 8

### PTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTM CCRA Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRA bit 7 ~ bit 0

# • PTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	—	—	D9	D8
R/W	—	—	—	_	_	_	R/W	R/W
POR	—	_	—	—	—	_	0	0

Bit 7~2 Unimplemented, read as "0"

 Bit 1~0
 D9~D8: PTM CCRA High Byte Register bit 1 ~ bit 0

 PTM 10-bit CCRA bit 9 ~ bit 8



### PTMRPL Register

Bit	7	6	5	4	3	2	1	0
Name	PTRP7	PTRP6	PTRP5	PTRP4	PTRP3	PTRP2	PTRP1	PTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PTRP7~PTRP0**: PTM CCRP Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRP bit 7 ~ bit 0

#### • PTMRPH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	PTRP9	PTRP8
R/W	—	—	—	_	—	—	R/W	R/W
POR	—		—	—	—	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **PTRP9~PTRP8**: PTM CCRP High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRP bit 9 ~ bit 8

## Periodic Type TM Operation Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.

#### **Compare Match Output Mode**


To select this mode, bits PTM1 and PTM0 in the PTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output pin will change state. The PTM output pin condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output pin. The way in which the PTM output pin changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output pin can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is setup after the PTON bit changes from low to high, is setup using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – PTCCLR=0

Note: 1. With PTCCLR=0, a Comparator P match will clear the counter

- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge







- Note: 1. With PTCCLR=1, a Comparator A match will clear the counter
  - 2. The PTM output pin is controlled only by the PTMAF flag
  - 3. The output pin is reset to its initial state by a PTON bit rising edge
  - 4. A PTMPF flag is not generated when PTCCLR =1



#### **Timer/Counter Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

#### **PWM Output Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 10 respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 10-bit PWM Output Mode, Edge-aligned Mode


CCRP	1~1023	0				
Period	1~1023 1024					
Duty	CCRA					

If f<sub>SYS</sub>=16MHz, PTM clock source select f<sub>SYS</sub>/4, CCRP=512 and CCRA=128,

The PTM PWM output frequency=(f<sub>SYS</sub>/4)/512=f<sub>SYS</sub>/2048=7.8125kHz, duty=128/512=25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





Note: 1. The counter is cleared by CCRP.

2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when PTIO [1:0]=00 or 01

4. The PTCCLR bit has no influence on PWM operation




#### Single Pulse Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTON bit can also be made to automatically change from low to high using the external PTCK pin, which will in turn initiate the Single Pulse output. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTCCLR is not used in this Mode.



Single Pulse Generation





Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

2. CCRP is not used

3. The pulse triggered by the PTCK pin or by setting the PTON bit high

4. A PTCK pin active edge will automatically set the PTON bit high.

5. In the Single Pulse Output Mode, PTIO [1:0] must be set to "11" and can not be changed.




## **Capture Input Mode**

To select this mode bits PTM1 and PTM0 in the PTMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPI or PTCK pin, selected by the PTCAPTS bit in the PTMC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTIO1 and PTIO0 bits in the PTMC1 register. The counter is started when the PTON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPI or PTCK pin the present value in the counter will be latched into the CCRA registers and a PTM interrupt generated. Irrespective of what events occur on the PTPI or PTCK pin the counter will continue to free run until the PTON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTIO1 and PTIO0 bits can select the active trigger edge on the PTPI or PTCK pin to be a rising edge, falling edge or both edge types. If the PTIO1 and PTIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPI or PTCK pin, however it must be noted that the counter will continue to run.

As the PTPI or PTCK pin is pin shared with other functions, care must be taken if the PTM is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The PTCCLR, PTOC and PTPOL bits are not used in this mode.





## Capture Input Mode

- Note: 1. PTM [1:0]=01 and active edge set by the PTIO [1:0] bits
  - 2. A PTM Capture input pin active edge transfers the counter value to CCRA
  - 3. PTCCLR bit not used
  - 4. No output function PTOC and PTPOL bits are not used
  - 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



# Analog to Digital Converter – ADC


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

## A/D Converter Overview

The device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as the internal reference voltage, into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS and SACS bit fields. Note that when the internal analog signal is to be converted using the SAINS bit field, the external channel analog input will be automatically be switched off. More detailed information about the A/D converter input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Analog Signals	A/D Signal Select
13: AN0~AN12	6: $AV_{DD}$ , $AV_{DD}/2$ , $AV_{DD}/4$ , $V_R$ , $V_R/2$ , $V_R/4$	SAINS3~SAINS0, SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



# A/D Converter Register Description

Overall operation of the A/D converter is controlled using six registers. A read only register pair exists to store the A/D converter data 12-bit value. The remaining three registers are control registers which setup the operating and control function of the A/D converter. An additional register VBGRC is used for bandgap reference voltage on/off control.

Register				Bi	t			
Name	7	6	5	4	3	2	1	0
SADOL(ADRFS=0)	D3	D2	D1	D0	_	_	_	_
SADOL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH(ADRFS=1)	_	—	—	—	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS3	SAINS2	SAINS1	SAINS0	_	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN		—	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
VBGRC	_				_	_	—	VBGREN

A/D Converter Registers List

## A/D Converter Data Registers – SADOL, SADOH

As the device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that the A/D converter data register contents will keep unchanged if the A/D converter is disabled.

ADRFS				SAE	ЮН							SAI	DOL			
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

#### A/D Converter Control Registers – SADC0, SADC1, SADC2, VBGRC

To control the function and operation of the A/D converter, several control registers known as SADC0, SADC1, SADC2 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D converter clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAIN bit field in the SADC1 register and SACS bit field in the SADC0 register are used to which analog signal derived from the external or internal signals will be connected to the A/D converter. The A/D converter also contains programmable gain amplifier, PGA, to generate the A/D converter internal reference voltage. The overall operation of the PGA is controlled using the SADC2 register.

An additional register named VBGRC is provided. The VBGREN bit in the VBGRC register is used for Bandgap reference voltage control.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D converter input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

<ul> <li>SADC0 Register</li> </ul>
------------------------------------

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$ : Start A/D conversion

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D Converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set high to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to zero after the A/D conversion is complete.

	Bit 5	ADCEN: A/D Converter function enable control
--	-------	--

0: Disable

1: Enable

This bit controls the A/D converter internal function. This bit should be set high to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D converter data register pair, SADOH and SADOL, will keep unchanged.

## Bit 4 ADRFS: A/D Converter data format control

0: ADC output data format  $\rightarrow$  SADOH=D[11:4]; SADOL=D[3:0]

1: ADC output data format  $\rightarrow$  SADOH=D[11:8]; SADOL=D[7:0]

This bit controls the format of the 12-bit converted A/D converter value in the two A/D converter data registers. Details are provided in the A/D converter data register section.

## Bit 3~0 SACS3~SACS0: A/D converter external analog input channel selection

SACS3~SACS0: A/D converter externa 0000: External AN0 input 0001: External AN1 input 0010: External AN2 input 0011: External AN3 input 0100: External AN4 input 0101: External AN5 input 0110: External AN6 input 0111: External AN7 input 1000: External AN8 input 1000: External AN8 input 1010: External AN9 input 1010: External AN10 input 1011: External AN11 input 1101: External AN12 input

These bits are used to select which external analog input channel is to be converted. When the external analog input channel is selected, the SAINS bit field must be set to "0000", "0100" or "11xx". Details are summarized in the "A/D Converter Input Signal Selection" table.



### SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS3	SAINS2	SAINS1	SAINS0	—	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	—	R/W	R/W	R/W
POR	0	0	0	0	_	0	0	0

Bit 7~4 SAINS3~SAINS0: A/D converter input signal selection

Dit //~+	SAINSS-SAINSS. AD converter input signal selection
	0000: External signal – External analog channel input, ANn
	0001: Internal signal – Internal A/D converter power supply voltage AV <sub>DD</sub>
	0010: Internal signal – Internal A/D converter power supply voltage AV <sub>DD</sub> /2
	0011: Internal signal – Internal A/D converter power supply voltage AV <sub>DD</sub> /4
	0100: External signal – External analog channel input, ANn
	0101: Internal signal – Internal A/D converter PGA output voltage V <sub>R</sub>
	0110: Internal signal – Internal A/D converter PGA output voltage V <sub>R</sub> /2
	0111: Internal signal – Internal A/D converter PGA output voltage V <sub>R</sub> /4
	1000~1011: Reserved, connected to ground
	1100~1111: External signal – External analog channel input, ANn
	When the internal analog signal is selected to be converted, the external channel input signal will automatically be switched off regardless of the SACS bit field value. It will prevent the external channel input from being connected together with the internal analog signal.
Bit 3	Unimplemented, read as "0"
Bit 2~0	SACKS2~SACKS0: A/D conversion clock source selection
	000: f <sub>sys</sub>
	$001: f_{SYS}/2$
	010: f <sub>sys</sub> /4
	011: f <sub>SYS</sub> /8
	100: f <sub>sys</sub> /16
	101: fsys/32
	110: f <sub>sys</sub> /64
	111: f <sub>SYS</sub> /128

#### SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	—	—	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W	—	—	R/W	R/W	R/W	R/W	R/W
POR	0	—	—	0	0	0	0	0

Bit 7 ADPGAEN: A/D converter PGA enable/disable control

1: Enable

When the PGA output  $V_R$  is selected as A/D converter input or A/D converter reference voltage, the PGA needs to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing this bit to zero to conserve the power.

## Bit 6~5 Unimplemented, read as "0"

Bit 4 **PGAIS**: PGA input (V<sub>RI</sub>) selection

0: External VREFI pin

1: Internal reference voltage,  $V_{\text{BGREF}}$ 

When the internal reference voltage  $V_{BGREF}$  is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. When this bit is set high to select  $V_{BGREF}$  as PGA input, the internal bandgap reference  $V_{BGREF}$  should be enabled by setting the VBGREN bit in the VBGRC register to "1".

<sup>0:</sup> Disable



Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: Internal A/D converter power, AV<sub>DD</sub>

01: External VREF pin

1x: Internal PGA output voltage, V<sub>R</sub>

These bits are used to select the A/D converter reference voltage. When the internal A/D converter power or the internal PGA output voltage is selected as the reference voltage, the hardware will automatically disconnect the external VREF input.

Bit 1~0 PGAGS1~PGAGS0: PGA gain selection

00: Gain=1

01: Gain=1.667 –  $V_R$ =2V as  $V_{RI}$ =1.2V

10: Gain= $2.5 - V_R$ =3V as  $V_{RI}$ =1.2V11: Gain= $3.333 - V_R$ =4V as  $V_{RI}$ =1.2V

These bits are used to select the PGA gain. Note that here the gain is guaranteed only when the PGA input voltage is equal to 1.2V.

#### VBGRC Register

Bit 0

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	VBGREN
R/W		_	—	—	_	_	—	R/W
POR	_		_	_		_	_	0

Bit 7~1 Unimplemented, read as "0"

VBGREN: Bandgap reference voltage control

0: Disable

1: Enable

This bit is used to enable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the  $V_{BGREF}$  voltage is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

## A/D Converter Reference Voltage

The actual reference voltage supply to the A/D Converter can be supplied from the positive power supply pin, AVDD, an external reference source supplied on pin VREF or an internal reference source derived from the PGA output V<sub>R</sub>. The desired selection is made using the SAVRS1~SAVRS0 bits in the SADC2 register. The internal reference voltage is amplified through a programmable gain amplifier, PGA, which is controlled by the ADPGAEN bit in the SADC2 register. The PGA gain can be equal to 1, 1.667, 2.5 or 3.333 selected using the PGAGS1~PGAGS0 bits in the SADC2 register. The ADPGAEN bit should be set high to enable the PGA output before the PGA output voltage  $V_R$  is selected as the A/D converter reference voltage. The PGA input can come from the external reference input pin, VREFI, or an internal Bandgap reference voltage, VBGREF, selected by the PGAIS bit in the SADC2 register. As the VREFI and VREF pin both are pin-shared with other functions, when the VREFI or VREF pin is selected as the reference voltage pin, the VREFI or VREF pinshared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference input from the VREFI or VREF pin will automatically be switched off by hardware. The internal Bandgap reference circuit should first be enabled before the V<sub>BGREF</sub> is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

Note that the analog input signal values must not be allowed to exceed the value of the selected A/D Converter reference voltage.



SAVRS[1:0]	Reference Source	Description				
00	AV <sub>DD</sub>	Internal A/D converter power supply voltage				
01	VREF pin	External A/D converter reference pin VREF				
1x	V <sub>R</sub>	Internal A/D converter PGA output voltage				

A/D Converter Reference Voltage Selection

# A/D Converter Input Signals

All of the external A/D Converter analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function selection bits in the PxS0 and PxS1 registers, determine whether the external input pins are setup as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is setup to be an A/D converter analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D Converter input as when the relevant A/D converter input function selection bits enable an A/D converter input, the status of the port control register will be overridden.

As this device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS3~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the external channel input or internal analog signal. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. If the SAINS3~SAINS0 bits are set to "0000", "0100" or "11xx" the external channel input will be selected to be converted and the SACS bit field can determine which external channel is selected.

When the SAINS field is set to the value of "0x01", "0x10" or "0x11", the internal analog signal will be selected. If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

SAINS[3:0]	SACS[3:0]	Input Signals	Description
0000 0100 11	0000~1100	AN0~AN12	External channel analog input ANn
0000, 0100, 11xx	11xx		Floating, no external channel is selected
0001	xxxx	AV <sub>DD</sub>	Internal A/D converter power supply voltage
0010	xxxx	AV <sub>DD</sub> /2	Internal A/D converter power supply voltage/2
0011	xxxx	AV <sub>DD</sub> /4	Internal A/D converter power supply voltage/4
0101	xxxx	V <sub>R</sub>	Internal A/D converter PGA output voltage
0110	xxxx	V <sub>R</sub> /2	Internal A/D converter PGA output voltage/2
0111	xxxx	V <sub>R</sub> /4	Internal A/D converter PGA output voltage/4
10xx	XXXX	Ground	Connected to the ground

"x": Don't care

A/D Converter Input Signal Selection



## A/D Converter Operation

The START bit is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in process or not. When the A/D converter is reset by setting the START bit from low to high, the ADBZ flag will be cleared to "0". This bit will be automatically set to "1" by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to "0". In addition, the corresponding A/D converter interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D converter internal interrupt signal will direct the program flow to the associated A/D converter internal interrupt address for processing. If the A/D converter internal interrupt is disabled, the microcontroller can be used to poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D conversion clock source is determined by the system clock  $f_{SYS}$ , and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D conversion clock source speed that can be selected. As the recommended value of permissible A/D conversion clock period,  $t_{ADCK}$ , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 4MHz, the SACKS2~SACKS0 bits should not be set to "000", "110" or "111". Doing so will give A/D conversion clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* special care must be taken.

		A/D Conversion Clock Period (t <sub>ADCK</sub> )											
fsys	SACKS [2:0]=000 (fsys)	SACKS [2:0]=001 (f <sub>sys</sub> /2)	SACKS [2:0]=010 (f <sub>sys</sub> /4)	SACKS [2:0]=011 (fsys/8)	SACKS [2:0]=100 (f <sub>SYS</sub> /16)	SACKS [2:0]=101 (f <sub>SYS</sub> /32)	SACKS [2:0]=110 (f <sub>SYS</sub> /64)	SACKS [2:0]=111 (f <sub>SYS</sub> /128)					
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	128µs*					
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*					
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*					
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*					
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	10.67µs*					
16MHz	62.5ns*	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs					

#### A/D Conversion Clock Period Examples


Controlling the power on/off function of the A/D conversion circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D conversion internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D converter inputs by configuring the corresponding pin control bits, if the ADCEN bit is high then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

# A/D Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as  $t_{ADS}$  takes 4 A/D conversion clock cycles and the data conversion takes 12 A/D converter clock cycles. Therefore a total of 16 A/D conversion clock cycles for an A/D conversion which is defined as  $t_{ADC}$  are necessary.

Maximum single A/D conversion rate=A/D conversion clock period /16

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is  $16t_{ADCK}$  clock cycles where  $t_{ADCK}$  is equal to the A/D conversion clock period.



A/D Conversion Timing – External Channel Input



# Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to "1".

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS and SACS bit fields.

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the SAINS field is 0000, 0100 or 11xx, the external channel input can be selected. The desired external channel input is selected by configuring the SACS field. When the A/D input signal comes from the external channel input, the corresponding pin should be configured as an A/D input function by configuring the relevant pin-shared function control bits. Then go to Step 6.

• Step 5

If the SAINS field is set to 0x01, 0x10 or 0x11, the relevant internal analog signal will be selected. When the internal analog signal is selected to be converted, the external channel analog input will automatically be disconnected. Then go to Step 6.

• Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC2 register. Enable the PGA, select the PGA input signal and the desired PGA gain if the PGA output voltage or its division is selected as the A/D converter reference voltage.

• Step 7

Select A/D converter output data format by configuring the ADRFS bit in the SADC0 register.

• Step 8

If A/D converter interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bits, ADE, must both set high in advance.

• Step 9

The A/D conversion procedure can now be initialised by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is completed, the ADBZ flag will go low and then output data can be read from the SADOH and SADOL registers. If the ADC interrupt is enabled and the stack is not full, data can be acquired by interrupt service program.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



## Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D conversion internal circuitry can be switched off to reduce power consumption, by clearing the ADCEN bit in the SADC0 register. When this happens, the internal A/D conversion circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

## **A/D Conversion Function**

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{REF}$ , this gives a single bit analog input value of  $V_{REF}$  divided by 4096.


## $1 \text{ LSB}{=}V_{\text{REF}} \div 4096$

The A/D Converter input voltage value can be calculated using the following equation:

A/D converter input voltage=A/D converter output digital value  $\times$  V<sub>REF</sub>  $\div$  4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{REF}$  level. Note that here the  $V_{REF}$  voltage is the actual A/D converter reference voltage determined by the SAVRS field.

Note that here the  $V_{\text{REF}}$  voltage is the actual A/D converter reference voltage determined by the SAVRS bit field.





# A/D Converter Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D converter interrupt is used to determine when the conversion is complete.

# Example: using an ADBZ polling method to detect the end of conversion

clr ADE	; disable ADC interrupt
mov a,03H	; select $f_{\mbox{\scriptsize sys}}/8$ as A/D clock and A/D input signal comes from external
	; channel
mov SADC1,a	
mov a,00H	; select $AV_{DD}$ as $A/D$ reference voltage source
mov SADC2,a	
mov a,03h	; setup PCSO to configure pin ANO
mov PCS0,a	
mov a,20h	; enable A/D converter and select ANO external channel input
mov SADCO,a	
:	
start_conversion:	
clr START	; high pulse on start bit to initiate conversion
set START	; reset A/D converter
clr START	; start A/D conversion
polling_EOC:	
sz ADBZ	; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp polling_EOC	; continue polling
mov a,SADOL	; read low byte conversion result value
mov SADOL_buffer,a	; save result to user defined register
mov a,SADOH	; read high byte conversion result value
mov SADOH_buffer,a	; save result to user defined register
: _	
jmp start_conversion	; start next A/D conversion
_	




# Example: using the interrupt method to detect the end of conversion

clr	ADE	; disable ADC interrupt
mov	a,03H	; select $f_{\rm sys}/8$ as A/D clock and A/D input signal comes from external
		; channel
mov	SADC1,a	
mov	a,00H	; select $\texttt{AV}_{\texttt{DD}}$ as <code>A/D</code> reference voltage source
mov	SADC2,a	
mov	a,03h	; setup PCSO to configure pin ANO
mov	PCS0,a	
mov	a,20h	; enable A/D converter and select ANO external channel input
mov	SADCO,a	
:		
	t_conversion:	
clr		; high pulse on START bit to initiate conversion
set		; reset A/D converter
clr		; start A/D conversion
		; clear ADC interrupt request flag
		; enable ADC interrupt
set	EMI	; enable global interrupt
:		
:		
		; ADC interrupt service routine
ADC_		
	acc_stack,a a,STATUS	; save ACC to user defined memory
mov	status stack,a	; save STATUS to user defined memory
:	_	
:		
mov	a,SADOL	; read low byte conversion result value
		; save result to user defined register
mov	a,SADOH	; read high byte conversion result value
mov	SADOH_buffer,a	; save result to user defined register
:		
:		
	_INT_ISR:	
	a,status_stack	
mov	STATUS,a	; restore STATUS from user defined memory
mov	a,acc_stack	; restore ACC from user defined memory
reti		



# Comparator

An analog comparator is contained within the device. The comparator function offers flexibility via their register controlled features such as power-down, polarity select, hysteresis etc. In sharing their pins with normal I/O pins the comparators do not waste precious I/O pins if there functions are otherwise unused.



# Comparator Operation

The device contains a comparator function which is used to compare two analog voltages and provide an output based on their input difference. Full control over the internal comparator is provided via the control register, CMPC. The comparator output is recorded via a bit in the control register, but can also be transferred output onto a shared I/O pin. Additional comparator functions include polarity, response time and power down control.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the corresponding comparator functional pins are selected. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by the hysteresis function which will apply a small amount of positive feedback to the comparator. When the comparator operates in the normal mode, the hysteresis function will automatically be enabled. However, the hasteresis function will be disabled when the comparator operates in the input offset calibration mode.

Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level. However, unavoidable input offsets introduce some uncertainties here. The offset calibration function, if executed, will minimize the switching offset value. The comparator also provides the output response time select function using the CNVT1~CNVT0 bits in the CMPC register.

# Comparator Registers

There are two registers for overall comparator operation, CMPC and CMPVOS. These registers control the functions including output polarity control, response time selection, enable/disable control, operating mode selection, calibration control, etc.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
CMPC	—	CMPEN	CPOL	CMPO	CNVT1	CNVT0	—	—				
CMPVOS		COFM	CRSP	COF4	COF3	COF2	COF1	COF0				

**Comparator Registers List** 



#### CMPC Register

Bit	7	6	5	4	3	2	1	0
Name	—	CMPEN	CPOL	CMPO	CNVT1	CNVT0	—	_
R/W	_	R/W	R/W	R	R/W	R/W	—	—
POR	—	0	0	0	0	0	_	_
Rit 7 Unimplemented read as "0"								

Bit 7 Unimplemented, read as "0"

Bit 6 CMPEN: Comparator function c	control
------------------------------------	---------

0: Disable

1: Enable

This bit is used to enable/disable the comparator function. If this bit is cleared to zero the comparator will be switched off and no power consumed even if analog voltages are applied to its inputs. When the comparator function is disabled, the comparator output will be set to zero.

## Bit 5 **CPOL**: Comparator output polarity selection

0: Non-invert

1: Invert

If this bit is cleared to zero, the CMPO bit will reflect the non-inverted output condition of the comparator. If this bit is set high the CMPO bit will be inverted.

Bit 4 CMPO: Comparator output bit

If CPOL=0,	
0: C+ < C-	
1: C + > C-	

- If CPOL=1,
- 0: C+>C-
- 1: C+ < C-

This bit is used to store the comparator output bit. The polarity of this bit is determined by the voltages on the comparator inputs and by the condition of the CPOL bit.

Bit 3~2 CNVT1~CNVT0: Comparator response time selection

- 00: Response time 0 (max.)
- 01: Response time 1
- 10: Response time 2
- 11: Response time 3 (min.)

These bits are used to select the comparator response time. The detailed response time specifications are listed in the Comparator Electrical Characteristics.

Bit 1~0 Unimplemented, read as "0"

## CMPVOS Register

Bit 5

Bit	7	6	5	4	3	2	1	0
Name	—	COFM	CRSP	COF4	COF3	COF2	COF1	COF0
R/W	_	R/W						
POR	—	0	0	1	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **COFM**: Comparator normal operation or input offset calibration mode selection 0: Normal operation mode

1: Offset calibration mode

This bit is used to enable the comparator input offset calibration function. Refer to the "Input Offset Calibration" section for the detailed input offset calibration procedures.

**CRSP**: Comparator input offset calibration reference input selection

0: C- is selected as reference input

1: C+ is selected as reference input



Bit 4~0 **COF4~COF0**: Comparator input offset calibration value

This 5-bit field is used to perform the comparator input offset calibration operation and the value after the input offset calibration can be restored into this bit field. Refer to the "Input Offset Calibration" section for more detailed information.

## Input Offset Calibration

To operate in the input offset calibration mode, the comparator input pins to be used should first be selected by properly configuring the corresponding pin-shared function selection bits followed by setting the COFM bit high and selecting the reference input by configuring the CRSP bit. The procedure is summarized as as the following.

- Step 1. Set COFM=1 to enable the comparator input offset calibration mode and set the CRSP bit to select the reference input.
- Step 2. Set COF[4:0]=00000B and read the CMPO bit.
- Step 3. Increase the COF[4:0] value by 1 and then read the CMPO bit.

If the CMPO bit state does not change, then repeat Step 3 until the CMPO bit state changes.

If the CMPO bit state changes, record the COF field value as VOS1 and then go to Step 4.

- Step 4. Set COF[4:0]=11111B and read the CMPO bit.
- Step 5. Decrease the COF[4:0] value by 1 and then read the CMPO bit.

If the CMPO bit state does not change, then repeat Step 5 until the CMPO bit state changes. If the CMPO bit state changes, record the COF field value as VOS2 and then go to Step 6.

Step 6. Restore the comparator input offset calibration value VOS into the COF [4:0] bit field. The offset calibration procedure is now finished and the input offset value is calculated by the following equation.

$$VOS = \frac{VOS1 + VOS2}{2}$$



# Serial Interface Module – SIM

The device contains a Serial Interface Module, which includes both the four line SPI interface and the two line I<sup>2</sup>C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I<sup>2</sup>C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins therefore the SIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As both interface types share the same pins and registers, the choice of whether the SPI or I<sup>2</sup>C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O are selected using pull-high control registers when the SIM function is enabled and the corresponding pins are used as SIM input pins.


# SPI Interface

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one  $\overline{\text{SCS}}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

## **SPI Interface Operation**

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I<sup>2</sup>C function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMCO and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to 1 to enable  $\overline{SCS}$  pin function, set CSEN bit to 0 the  $\overline{SCS}$  pin will be floating state.




SPI Master/Slave Connection



The SPI function in the device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



## **SPI Registers**

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SIMC0	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF			
SIMC2	D7	D6	CKPOLB	_	MLS	CSEN	WCOL	TRF			
SIMD	D7	D6	D5	—	D3	D2	D1	D0			

SPI Registers List



## **SPI Data Register**

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

#### SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM data register bit  $7 \sim bit 0$ 

## **SPI Control Registers**

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I<sup>2</sup>C function. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

## SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM operating mode control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4

001: SPI master mode; SPI clock is f<sub>SYS</sub>/16

010: SPI master mode; SPI clock is fsys/64

011: SPI master mode; SPI clock is f<sub>SUB</sub>

- 100: SPI master mode; SPI clock is PTM CCRP match frequency/2
- 101: SPI slave mode
- 110: I<sup>2</sup>C slave mode
- 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 Unimplemented, read as "0"

## Bit 3~2 SIMDEB1~SIMDEB0: I<sup>2</sup>C debounce time selection

These bits are only available when the SIM is configured to operate in the I<sup>2</sup>C mode. Refer to the I<sup>2</sup>C register section.



#### Bit 1 SIMEN: SIM enable control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI incomplete flag

0: SIM SPI incomplete condition is not occurred

1: SIM SPI incomplete condition is occurred

This bit is only available when the SIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the SCS line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set to 1 together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.

#### SIMC2 Register

Bit 5

Bit 4

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **D7~D6**: Undefined bits

These bits can be read or written by the application program.

CKPOLB: SPI clock line base condition selection

0: The SCK line will be high when the clock is inactive

1: The SCK line will be low when the clock is inactive

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

CKEG: SPI SCK clock active edge type selection

CKPOLB=0

0: SCK is high base level and data capture at SCK rising edge

1: SCK is high base level and data capture at SCK falling edge

CKPOLB=1

0: SCK is low base level and data capture at SCK falling edge

1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.




Bit 3	MLS: SPI data shift order
	0: LSB first
	1: MSB first
	This is the data shift select bit and is used to select how the data is transferred, either
	MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.
Bit 2	CSEN: SPI SCS pin control
	0: Disable
	1: Enable
	The CSEN bit is used as an enable/disable for the $\overline{\text{SCS}}$ pin. If this bit is low, then the
	$\overline{\text{SCS}}$ pin will be disabled and placed into a floating condition. If the bit is high the $\overline{\text{SCS}}$
	pin will be enabled and used as a select pin.
Bit 1	WCOL: SPI write collision flag
	0: No collision
	1: Collision
	The WCOL flag is used to detect if a data collision has occurred. If this bit is high it
	means that data has been attempted to be written to the SIMD register during a data
	transfer operation. This writing operation will be ignored if data is being transferred.
	The bit can be cleared by the application program.
Bit 0	TRF: SPI Transmit/Receive complete flag
	0: SPI data is being transferred
	1: SPI data transmission is completed
	The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when
	an SPI data transmission is completed, but must set to "0" by the application program.
	It can be used to generate an interrupt.

## SPI Communication


After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an  $\overline{SCS}$  signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in certain IDLE Modes if the clock source used by the SPI interface is still active.









SPI Transfer Control Flowchart



### SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and  $\overline{\text{SCS}}$ =0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and SCS can become I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

#### **SPI Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit in the SIMC0 are set high, this will place the SDI line in a floating condition and the SIMC0 are set high, this will place the SDI line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and  $\overline{SCS}$ , SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

## Master Mode

• Step 1

Select the SPI Master mode and clock source using the SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and  $\overline{\text{SCS}}$  lines to output the data. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for an SIM SPI serial bus interrupt.

Step 7

Read data from the SIMD register.



- Step 8
  - Clear TRF.
- Step 9
  - Go to step 4.
- Slave Mode
- Step 1

Select the SPI Slave mode using the SIM2~SIM0 bits in the SIMC0 control register

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{\text{SCS}}$  signal. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for an SIM SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

• Step 8

Clear TRF.

• Step 9 Go to step 4.


# **Error Detection**

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.



## I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I<sup>2</sup>C Master Slave Bus Connection

#### I<sup>2</sup>C Interface Operation


The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high register could be controlled by its corresponding pull-high control register.



I<sup>2</sup>C Block Diagram





The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I<sup>2</sup>C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I<sup>2</sup>C data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the I<sup>2</sup>C debounce time. For either the I<sup>2</sup>C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	f <sub>SYS</sub> > 2 MHz	f <sub>sys</sub> > 5 MHz
2 system clock debounce	f <sub>SYS</sub> > 4 MHz	f <sub>sys</sub> > 10 MHz
4 system clock debounce	f <sub>SYS</sub> > 8 MHz	f <sub>sys</sub> > 20 MHz

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency Requirements

## I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SIMC0	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF				
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK				
SIMD	D7	D6	D5	D4	D3	D2	D1	D0				
SIMA	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0				
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0				

#### I<sup>2</sup>C Registers List

## I<sup>2</sup>C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.



#### SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM data register bit  $7 \sim bit 0$ 

#### I<sup>2</sup>C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits 7~1 of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

#### SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	SIMA6	SIMA5	SIMA4	SIMA3	SIMA2	SIMA1	SIMA0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 SIMA6~SIMA0: I<sup>2</sup>C slave address

SIMA6~SIMA0 is the I<sup>2</sup>C slave address bit 6~bit 0.

Bit 0 **D0**: Reserved bit, can be read or written

## I<sup>2</sup>C Control Registers

There are three control registers for the I<sup>2</sup>C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C communication status. Another register, SIMTOC, is used to control the I<sup>2</sup>C time-out function and is described in the corresponding section.

#### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	—	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM operating mode control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4

001: SPI master mode; SPI clock is  $f_{\mbox{\scriptsize SYS}}/16$ 

010: SPI master mode; SPI clock is  $f_{\text{SYS}}/64$ 

011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is PTM CCRP match frequency/2

- 101: SPI slave mode
- 110: I<sup>2</sup>C slave mode
- 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.



### Bit 3~2 **SIMDEB1~SIMDEB0**: I<sup>2</sup>C debounce time selection

- 00: No debounce
- 01: 2 system clock debounce
  - 1x: 4 system clock debounce

These bits are used to select the I<sup>2</sup>C debounce time when the SIM is configured as the I<sup>2</sup>C interface function by setting the SIM2 $\sim$ SIM0 bits to "110".

- Bit 1 SIMEN: SIM enable control
  - 0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI incomplete flag

This bit is only available when the SIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

### SIMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1
Bit 7	<ul> <li>HCF: I<sup>2</sup>C Bus data transfer completion flag</li> <li>0: Data is being transferred</li> <li>1: Completion of an 8-bit data transfer</li> <li>The HCF flag is the data transfer flag. This flag will be zero when data is bein transferred. Upon completion of an 8-bit data transfer the flag will go high and interrupt will be generated.</li> </ul>							
Bit 6	<ul> <li>HAAS: I<sup>2</sup>C Bus address match flag</li> <li>0: Not address match</li> <li>1: Address match</li> <li>The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.</li> </ul>							
Bit 5	<ul> <li>HBB: I<sup>2</sup>C Bus busy flag</li> <li>0: I<sup>2</sup>C Bus is not busy</li> <li>1: I<sup>2</sup>C Bus is busy</li> <li>The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is</li> </ul>							
Bit 4	free which will occur when a STOP signal is detected. <b>HTX</b> : I <sup>2</sup> C slave device is transmitter or receiver selection 0: Slave device is the receiver 1: Slave device is the transmitter							

Bit 3	TXAK: I <sup>2</sup> C Bus transmit acknowledge flag
	0: Slave send acknowledge flag
	1: Slave do not send acknowledge flag
	The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.
Bit 2	SRW: I <sup>2</sup> C Slave Read/Write flag 0: Slave device should be in receive mode 1: Slave device should be in transmit mode
	The SRW flag is the I <sup>2</sup> C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I <sup>2</sup> C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.
Bit 1	IAMWU: I <sup>2</sup> C address match wake-up control 0: Disable 1: Enable
	This bit should be set to 1 to enable the I <sup>2</sup> C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I <sup>2</sup> C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.
Bit 0	<ul> <li>RXAK: I<sup>2</sup>C Bus Receive acknowledge flag</li> <li>0: Slave receive acknowledge flag</li> <li>1: Slave does not receive acknowledge flag</li> </ul>
	The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I <sup>2</sup> C Bus.



# I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an SIM interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1


Set the SIM2~SIM0 and SIMEN bits in the SIMC0 register to "110" and "1" respectively to enable the I<sup>2</sup>C bus.

• Step 2

Write the slave address of the device to the I<sup>2</sup>C bus address register SIMA.

• Step 3

Set the SIME interrupt enable bit of the interrupt control register to enable the SIM interrupt.



I<sup>2</sup>C Bus Initialisation Flow Chart



### I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal SIM I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an SIM I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.

# I<sup>2</sup>C Bus Slave Address Acknowledge Signal


After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".



# I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



# I<sup>2</sup>C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.






### I<sup>2</sup>C Bus ISR Flow Chart

### I<sup>2</sup>C Time-out Control

In order to reduce the problem of  $I^2C$  lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the  $I^2C$  is not received for a while, then the  $I^2C$  circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an  $I^2C$  bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an  $I^2C$  "STOP" condition occurs.



I<sup>2</sup>C Time-out

When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the SIM interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

I <sup>2</sup> C Registers	after	Time-out
----------------------------	-------	----------

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula:  $((1\sim64)\times32)/f_{SUB}$ . This gives a time-out period which ranges from about 1ms to 64ms.

### SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 SIMTOEN: SIM I<sup>2</sup>C Time-out control 0: Disable

```
1: Enable
```

Bit 6 SIMTOF: SIM I<sup>2</sup>C Time-out flag

0: No time-out occurred

1: Time-out occurred

This bit is set high when time-out occurs and can only be cleared by application program.

# Bit 5~0 SIMTOS5~SIMTOS0: SIM I<sup>2</sup>C Time-out period selection

 $I^2C$  time-out clock source is  $f_{SUB}/32$ .

I<sup>2</sup>C time-out time is equal to (SIMTOS[5:0]+1) × (32/f<sub>SUB</sub>).




# **UART Interface**

The device contains an integrated full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex, asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- RX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be initialized by the following conditions:
  - Transmitter Empty
  - Transmitter Idle
  - Receiver Full
  - Receiver Overrun
  - Address Mode Detect



MCU Data Bus

UART Data Transfer Block Diagram



# **UART External Pins**

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX. The TX and RX pins are the UART transmitter and receiver pins respectively. The TX and RX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will setup these pins to their respective TX output and RX input conditions and disable any pull-high resistor option which may exist on the TX and RX pins. When the TX or RX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX pin or not is determined by the corresponding I/O pull-high function control bit.

# UART Data Transfer Scheme

The above block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR\_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR\_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the TXR\_RXR register is used for both data transmission and data reception.

# **UART Status and Control Registers**

There are five control registers associated with the UART function. The USR, UCR1 and UCR2 registers control the overall function of the UART, while the BRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR\_RXR data register.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF		
UCR1	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8		
UCR2	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE		
TXR_RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0		
BRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0		

UART Registers List

# • TXR\_RXR Register

The TXR\_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 <b>TXRX7~TXRX0</b> : UART Transmit/Receive Data bit 7 ~ bit 0
---

### • USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7

PERR: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the TXR\_RXR data register.

### Bit 6 NF: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

### Bit 5 **FERR**: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR\_RXR data register.

Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR\_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the TXR\_RXR data register.

Bit 2



### Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX pin stays in logic high condition.

**RXIF:** Receive TXR RXR data register status

0: TXR\_RXR data register is empty

1: TXR\_RXR data register has available data

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR\_RXR read data register is empty. When the flag is "1", it indicates that the TXR\_RXR read data register contains new data. When the contents of the shift register are transferred to the TXR\_RXR register, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag will eventually be cleared when the USR register is read with RXIF set, followed by a read from the TXR\_RXR register, and if the TXR\_RXR register has no more new data available.

### Bit 1 **TIDLE**: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR\_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0

TXIF: Transmit TXR\_RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR\_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR\_RXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR\_RXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the transmit data register is not yet full.

### • UCR1 Register

The UCR1 register together with the UCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x": unknown

Bit 7 UARTEN: UART function enable control

0: Disable UART. TX and RX pins are in a floating state

1: Enable UART. TX and RX pins function as UART pins The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX pin as well as the TX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX pins will function as defined by the TXEN and RXEN enable control bits. When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2 and BRG registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration. Bit 6 BNO: Number of data transfer bits selection 0: 8-bit data transfer 1: 9-bit data transfer This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively. Bit 5 PREN: Parity function enable control 0: Parity function is disabled 1: Parity function is enabled This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Bit 4 **PRT**: Parity type selection bit 0: Even parity for parity generator 1: Odd parity for parity generator This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected. Bit 3 STOPS: Number of Stop bits selection 0: One stop bit format is used 1: Two stop bits format is used This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.



Bit 2	<b>TXBRK</b> : Transmit break character 0: No break character is transmitted 1: Break characters transmit
	The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.
Bit 1	<b>RX8</b> : Receive data bit 8 for 9-bit data transfer format (read only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.
Bit 0	<b>TX8</b> : Transmit data bit 8 for 9-bit data transfer format (write only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

### UCR2 Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

Bit 6 **RXEN**: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be set in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be set in a floating state.

Bit 5	<b>BRGH</b> : Baud Rate speed selection 0: Low speed baud rate 1: High speed baud rate
	The bit named BRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.
Bit 4	ADDEN: Address detect function enable control 0: Address detect function is disabled 1: Address detect function is enabled
	The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to RX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.
Bit 3	WAKE: RX pin wake-up UART function enable control 0: RX pin wake-up UART function is disabled 1: RX pin wake-up UART function is enabled
	This bit is used to control the wake-up UART function when a falling edge on the RX pin occurs. Note that this bit is only available when the UART clock ( $f_H$ ) is switched off. There will be no RX pin wake-up UART function if the UART clock ( $f_H$ ) exists. If the WAKE bit is set to 1 as the UART clock ( $f_H$ ) is switched off, a UART wake-up request will be initiated when a falling edge on the RX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock ( $f_H$ ) via the application program. Otherwise, the UART function can not resume even if there is a falling edge on the RX pin when the WAKE bit is cleared to 0.
Bit 2	<b>RIE</b> : Receiver interrupt enable control 0: Receiver related interrupt is disabled 1: Receiver related interrupt is enabled
	This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.
Bit 1	<b>THE</b> : Transmitter Idle interrupt enable control 0: Transmitter idle interrupt is disabled 1: Transmitter idle interrupt is enabled
	This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.
Bit 0	<b>TEIE</b> : Transmitter Empty interrupt enable control 0: Transmitter empty interrupt is disabled 1: Transmitter empty interrupt is enabled
	This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.



### BRG Register

Bit	7	6	5	4	3	2	1	0
Name	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0
R/W								
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **BRG7~BRG0**: Baud Rate values

By programming the BRGH bit in UCR2 Register which allows selection of the related formula described above and programming the required value in the BRG register, the required baud rate can be setup.

Note: Baud rate= $f_H / [64 \times (N+1)]$  if BRGH=0.

Baud rate= $f_H / [16 \times (N+1)]$  if BRGH=1.

# **Baud Rate Generator**

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRG and the second is the value of the BRGH bit with the control register UCR2. The BRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRG register and has a range of between 0 and 255.

UCR2 BRGH Bit	0	1
Baud Rate (BR)	f <sub>H</sub> / [64 (N+1)]	f <sub>H</sub> / [16 (N+1)]

By programming the BRGH bit which allows selection of the related formula and programming the required value in the BRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRG register, there will be an error associated between the actual and requested value. The following example shows how the BRG register value N and the error value can be calculated.

# Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with BRGH cleared to zero determine the BRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate BR= $f_{\rm H}$  / [64 (N+1)]

Re-arranging this equation gives  $N=[f_H / (BR \times 64)] - 1$ 

Giving a value for N=[4000000 / (4800×64)] - 1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the BRG register. This gives an actual or calculated baud rate value of BR=4000000 /  $[64 \times (12+1)]=4808$ 

Therefore the error is equal to (4808 - 4800) / 4800=0.16%



# **UART Setup and Control**

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT, PREN, and STOPS bits in the UCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

### Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2 and BRG registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

# Data, Parity and Stop Bit Selection


The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 register. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT bit controls the choice of odd or even parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8-bit D	ata Formats			
1	8	0	0	1
1	7	0	1	1
1	7	1	0	1
Example of 9-bit D	ata Formats			
1	9	0	0	1
1	8	0	1	1
1	8	1	0	1

### **Transmitter Receiver Data Format**



The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



# **UART Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

# **Transmitting Data**

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR\_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT, PREN and STOPS bits to define the required word length, parity type and number of stop bits.
- Setup the BRG register to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR\_RXR register. Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR\_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

1. A USR register access

2. A TXR\_RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR\_RXR register is empty and that other data can now be written into the TXR\_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR\_RXR register will place the data into the TXR\_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR\_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

1. A USR register access

2. A TXR RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

# Transmit Break

If the TXBRK bit is set then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

# **UART Receiver**

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

# **Receiving Data**

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin, LSB first. In the read mode, the TXR\_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR\_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from TXR\_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:



- Make the correct selection of BNO, PRT and PREN bits to define the word length, parity type.
- Setup the BRG register to select the desired baud rate.
- Set the RXEN bit to ensure that the RX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR\_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the TXR\_RXR register, then if the RIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR\_RXR register read execution

# **Receive Break**

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one stop bit. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, TXR RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

### **Idle Status**

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

# **Receiver Interrupt**

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR\_RXR. An overrun error can also generate an interrupt if RIE=1.



# Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

# Overrun Error – OERR

The TXR\_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the TXR\_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The TXR\_RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR\_RXR register.

### Noise Error – NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR\_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR\_RXR register read operation.

# Framing Error – FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively, and the flag is cleared in any reset.

# Parity Error – PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd or even is selected. The read only PERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.




# **UART Interrupt Structure**

Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock ( $f_{\rm H}$ ) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX pin occurs.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



**UART Interrupt Structure** 



### Address Detect Mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	Bit 9 if BNO=1, Bit 8 if BNO=0	UART Interrupt Generated
0	0	$\checkmark$
0	1	$\checkmark$
1	0	×
	1	$\checkmark$

**ADDEN Bit Function** 

### UART Power Down and Wake-up

When the UART clock,  $f_H$ , is switched off, the UART will cease to function. If the MCU switches off the UART clock,  $f_H$ , and enters the power down mode while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU switches off the UART clock  $f_H$  and enters the IDLE or SLEEP mode by executing the "HALT" instruction while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the USR, UCR1, UCR2, transmit and receive registers, as well as the BRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver RX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the MCU enters the power down mode with the UART clock  $f_H$  being switched off, then a falling edge on the RX pin will initiate an RX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and URE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.




# **Near Field Communication – NFC**

The device contains a highly integrated Near Field Communication function, otherwise known as NFC function, for contactless communication. Originally developed by Philips and Sony based on RFID contractless transponder and interconnection technologies, the NFC technology has gradually evolved into various standards by ECMA, ISO/IEC and ETSI. The benefit of NFC technology is that it allows simple and secure bidirectional interaction between electronic devices.

According to the ISO/IEC 14443 Type A standards and being compatible with the NFC Forum Type 2, this integrated NFC module operates in the 13.56MHz band and with a RF data rate of 106kbit/ s after an extremely short connection time which is less than 0.1s. Being compliant with the ISO/ IEC 14443A Reader/Writer Passive communication mode, the NFC module can be read/written by other NFC devices within a communication distance of less than 10cm. An NFC EEPROM and an NFC SRAM are provided for user-defined data, while a series of registers are available for the NFC function control and an NFC command set is also offered to implement different RF operations.

# **NFC Power Management**

As shown in the following block digram, the MCU core, NFC state machine, NFC memory and LDO regulator are powered by  $V_{DD}$ . Due to the small load involved, the LDO does not require the connection of an external bypass capacitor. The LDO supplies power to the ASK 100% demodulator and for clock recovery of the NFC AFE. The field detector, limiter and modulator functions in the NFC AFE are powered by the NFC rectifier.





# **NFC Memory**

The total NFC memory is organized into 80 pages with each page containing 4 bytes. The 256 bytes from page 0 to page 63 form the NFC EEPROM area and the 64 bytes from page 64 to page 79 form the NFC SRAM area. The first 16 bytes from page 0 to page 3 contain the serial numbers, lock bytes and capability container bytes which will be introduced in the following sections. Pages 4~63 of the EEPROM along with the SRAM areas are available for user-defined data.

Page	Page	Byte	Nome				Bi	t		-	
Addr. (Dec.)	Addr. (Hex.)	Addr.	Name	7	6	5	4	3	2	1	0
0	00H	00H	UID0	D7	D6	D5	D4	D3	D2	D1	D0
0	00H	01H	UID1	D7	D6	D5	D4	D3	D2	D1	D0
0	00H	02H	UID2	D7	D6	D5	D4	D3	D2	D1	D0
0	00H	03H	BCC0	D7	D6	D5	D4	D3	D2	D1	D0
1	01H	04H	UID3	D7	D6	D5	D4	D3	D2	D1	D0
1	01H	05H	UID4	D7	D6	D5	D4	D3	D2	D1	D0
1	01H	06H	UID5	D7	D6	D5	D4	D3	D2	D1	D0
1	01H	07H	UID6	D7	D6	D5	D4	D3	D2	D1	D0
2	02H	08H	BCC1	D7	D6	D5	D4	D3	D2	D1	D0
2	02H	09H	Internal	D7	D6	D5	D4	D3	D2	D1	D0
2	02H	0AH	SLOCK0	L7	L6	L5	L4	LCC	BL15-10	BL9-4	BLCC
2	02H	0BH	SLOCK1	L15	L14	L13	L12	L11	L10	L9	L8
3	03H	0CH	CC0	D7	D6	D5	D4	D3	D2	D1	D0
3	03H	0DH	CC1	D7	D6	D5	D4	D3	D2	D1	D0
3	03H	0EH	CC2	D7	D6	D5	D4	D3	D2	D1	D0
3	03H	0FH	CC3	D7	D6	D5	D4	D3	D2	D1	D0
4~63	04H~ 3FH	10H~ FFH	EEPROM User Memory	D7	D6	D5	D4	D3	D2	D1	D0
64~79	40H~ 4FH	100H~ 13FH	SRAM User Memory	D7	D6	D5	D4	D3	D2	D1	D0

Note: The second byte of page 02h is reserved for internal data.

# **Serial Number Bytes**

# UIDn Byte (n=0~6)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
Default	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: Serial number n

These bytes are implemented by a fuse function. Due to security and system requirements, these bytes are prohibited to be written to using the RF and MCU after being fuse trimmed during IC production.



### Block Check Characteristic Bytes

### BCCn Byte (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
Default	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 **D7~D0**: Block Check Character byte n

According to ISO/IEC 14443A, BCC0 is defined as CT $\oplus$ SN0 $\oplus$ SN1 $\oplus$ SN2, and BCC1 is defined as SN3 $\oplus$ SN4 $\oplus$ SN5 $\oplus$ SN6, where "CT" stands for Cascade Tag byte (88h), SNn stands for Serial Number n stored in UIDn and " $\oplus$ " stands for XOR operation. The contents of these bytes are calculated by hardware. Due to security and system requirements, these bytes are prohibited to be written to using the RF and MCU after being fuse trimmed during IC production.

### Lock Bytes

### SLOCK0 Byte

Bit	7	6	5	4	3	2	1	0
Name	L7	L6	L5	L4	LCC	BL15-10	BL9-4	BLCC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit 7~4	L7~L4: Page 7~4 static lock bits
	Page 7~4 can be individually locked by setting the corresponding lock bit L7~L4 to "1" to prevent further write access. After being locked, the corresponding page becomes read-only memory.
Bit 3	LCC: Capability Container static lock bit
	The Capability Container located in page 3 can be locked by setting the lock bit LCC to "1" to prevent further write access. After being locked, the page becomes read-only
	memory.
Bit 2	<b>BL15-10</b> : Page 15~10 block lock bit
	If this bit is set to "1", the lock configuration for the corresponding memory area, i.e., the contents of bits L15~L10 in SLOCK1 can no longer be changed.
Bit 1	BL9-4: Page 9~4 block lock bit
	If this bit is set to "1", the lock configuration for the corresponding memory area, i.e., the contents of bits L9~L4 in SLOCK1 and SLOCK0 can no longer be changed.
Bit 0	BLCC: Capability Container block lock bit
	If this bit is set to "1", the lock configuration for the corresponding memory area, i.e.,

#### · SLOCK1 Byte

Bit	7	6	5	4	3	2	1	0
Name	L15	L14	L13	L12	L11	L10	L9	L8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

the contents of bit LCC in SLOCK0 can no longer be changed.

Bit 7~0 L15~L8: Page 15~8 static locking bits

Page 15~8 can be individually locked by setting the corresponding lock bit L15~L8 to "1" to prevent further write access. After being locked, the corresponding page becomes read-only memory.



The static lock and block lock bits in these two lock bytes are set by a WRITE or COMPATIBILITY\_ WRITE command to page 02h. Bytes 2 and 3 of the WRITE or COMPATIBILITY\_WRITE command and the current contents of the lock bytes are bit-wise OR'ed, after which the results become the new contents of the lock bytes. This process is irresversible and once a bit is set to "1" it can not be changed back to "0" directly by the RF interface. Note that the contents of bytes 0 and 1 of page 02h, i.e., the BCC1 and the "Internal" bytes are unaffected by the corresponding data bytes of the WRITE or COMPATIBILITY\_WRITE command.

# **Capability Container Bytes**

# CC0 Byte

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	1	1	1	0	0	0	0	1

Bit 7~0 **D7~D0**: NFC Forum byte

# CC1 Byte

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	1	0	0	0	0

Bit 7~4 D7~D4: Major version number

Bit 3~0 D3~D0: Minor version number

# CC2 Byte

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	1	0	0	1	1	0

Bit 7~0 **D7~D0**: Define available memory size for NFC Data Exchange Format (NDEF) messages Data area size=(CC2 content transferred to decimal) × 8. The NDEF memory size is 304 bytes for the device.

# CC3 Byte

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit 7~4 **D7~D4**: Read capability of the CCn area of the Type 2 Tag Platform 0000: Read access is allowed without any security 0001~01111: Reserved for future use

1000~1110: Proprietary configuration

1111: Read access is not allowed

Bit 3~0 **D3~D0**: Write capability of the CCn area of the Type 2 Tag Platform 0000: Write access is allowed without any security 0001~0111: Reserved for future use 1000~1110: Proprietary configuration 1111: Write access is not allowed As shown in the CC3 bit description, if CC3=00h, the NFC Forum Type 2 Tag Capability bytes are set and allow read/write access. If CC3=0Fh, the NFC Forum Type 2 Tag Capability bytes are set and only allow read access. If CC3=other values, the NFC Forum Type 2 Tag Capability bytes are set and do not allow read and write access. Note that when the CC3 byte is configured with 0Fh or other values except 00h, it means a "soft-lock" only and does not physically lock the corresponding memory.

The Capability Container bytes in page 03h are programmed during IC production according to the NFC Forum Type Tag specification. The corresponding bytes of the WRITE or COMPATIBILITY\_WRITE command to page 03h and the current contents of the CC bytes are bit-wise OR'ed, after which the results become the new contents of the CC bytes. This process is irresversible and once a bit is set to "1" it can not be changed back to "0" directly by the RF interface.

The default value of the CCn byte is E1h, 10h, 26h and 00h for n=0-3 respectively. The example below will illustrate how to generate the new CCn bytes content. However, to maintain compatibility with the NFC Forum Type 2 Tag specification and interoperability with different NFC devices, it is not recommended to change the default capability container contents.

· Page 3 default value - initial state

Bytes	CC0	CC1	CC2	CC3	
Default Value	11100001	00010000	00100110	0000000	

# • Write command to page 3 CCn Byte

Bytes	CC0	CC1	CC2	CC3	
Written Value	00000000	00000000	00000000	00001111	

The written value will not be directly written into the corresponding CCn byte. An "OR" operation will be executed for the written value and the current content for the CCn byte. After this the "OR" operation result will be written into the corresponding CCn byte as shown in the following table.

# • Result in page 3 CCn Byte - read-only state

Bytes	CC0	CC1	CC2	CC3
Read Value	11100001	00010000	00100110	00001111

# **NFC Control Registers**

The NFC module is controlled by several registers. An interrupt enable register is used to control various NFC related interrupt functions and an interrupt flag register exists to indicate the corresponding interrupt requests. A status register indicates the NFC operation state. Six registers including one page address register, four data registers and a control register together control the MCU access operation to the internal NFC memory. A read/write register controls the functions including modulation mode selection, field detect interrupt enable condition selection and NFC module enable/disable function. Finally a read only register exists to store the last NFC memory page address written by the RF.



Register				E	Bit			
Name	7	6	5	4	3	2	1	0
NFC_INTE	MRDE	MWRE	NRDE	NWRE	RIPE	WIPE	FDE	ERE
NFC_INTF	MRDF	MWRF	NRDF	NWRF	RIPF	WIPF	FDF	ERF
NFC_STATUS	—	—	_	—	NFCBOOT	RIP	WIP	HFPON
NFCEEA	—	A6	A5	A4	A3	A2	A1	A0
NFCEED0	D07	D06	D05	D04	D03	D02	D01	D00
NFCEED1	D17	D16	D15	D14	D13	D12	D11	D10
NFCEED2	D27	D26	D25	D24	D23	D22	D21	D20
NFCEED3	D37	D36	D35	D34	D33	D32	D31	D30
NFCEEC	—	—	NFCWA	MFCRA	NFCWREN	NFCWR	NFCRDEN	NFCRD
NFCCTRL	—	—	_	—	STMODEN	FCONF1	FCONF0	NFCEN
NFCWRA		WRA6	WRA5	WRA4	WRA3	WRA2	WRA1	WRA0

# NFC Control Registers List

# NFC\_INTE Register

Bit	7	6	5	4	3	2	1	0			
Name	MRDE	MWRE	NRDE	NWRE	RIPE	WIPE	FDE	ERE			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7	<ul> <li>MRDE: MCU reading NFC memory complete interrupt control</li> <li>0: Disable</li> <li>1: Enable</li> <li>To enable this interrupt function, both of the MRDE bit and the NFC overall interrupt enable bit NFCE should be set high.</li> <li>MWRE: MCU writing NEC memory complete interrupt control</li> </ul>										
Bit 6	<ul> <li>MWRE: MCU writing NFC memory complete interrupt control</li> <li>0: Disable</li> <li>1: Enable</li> <li>To enable this interrupt function, both the MWRE bit and the NFC overall interrupt enable bit NFCE should be set high.</li> </ul>										
Bit 5	<ul> <li>NRDE: RF reading NFC memory complete interrupt control</li> <li>0: Disable</li> <li>1: Enable</li> <li>To enable this interrupt function, both the NRDE bit and the NFC overall interrupt enable bit NFCE should be set high.</li> </ul>										
Bit 4	<ul> <li>NWRE: RF writing NFC memory complete interrupt control</li> <li>0: Disable</li> <li>1: Enable</li> <li>To enable this interrupt function, both the NWRE bit and the NFC overall interrupt</li> </ul>										
Bit 3	To enable this interrupt function, both the NWRE bit and the NFC overall interrupt enable bit NFCE should be set high. <b>RIPE</b> : Interrupt control for the MCU read/write the NFC memory when the RF is reading the NFC memory 0: Disable 1: Enable To enable this interrupt function, both the RIPE bit and the NFC overall interrupt enable bit NFCE should be set high.										



Bit 2	<ul><li>WIPE: Interrupt control for the MCU read/write the NFC memory when the RF is writing to the NFC memory</li><li>0: Disable</li><li>1: Enable</li></ul>
	To enable this interrupt function, both the WIPE bit and the NFC overall interrupt enable bit NFCE should be set high.
Bit 1	<b>FDE</b> : Field detection interrupt control 0: Disable 1: Enable
	To enable this interrupt function, both the FDE bit and the NFC overall interrupt enable bit NFCE should be set high.
Bit 0	ERE: MCU or RF access NFC memory error interrupt control 0: Disable 1: Enable

To enable this interrupt function, both the ERE bit and the NFC overall interrupt enable bit NFCE should be set high.

# NFC\_INTF Register

Bit	7	6	5	4	3	2	1	0	
Name	MRDF	MWRF	NRDF	NWRF	RIPF	WIPF	FDF	ERF	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	0: MC 1: MC If the M interrupt the corre	U reading N U reading N CU has fin flag NFCF esponding f	will both b	ry has not c ry has comp ing the NF be set high b ill occur if	ompleted pleted C memory, by the hard the interru	this flag to ware. When pt function	ogether wit	h the NFC ion occurs, . Note that	
Bit 6	<ul> <li>MWRF: MCU writing to the NFC memory complete interrupt request flag</li> <li>0: MCU writing to the NFC memory has not completed</li> <li>1: MCU writing to the NFC memory has completed</li> <li>If the MCU has finished writing to the NFC memory, this flag together with the NFC interrupt flag NFCF will both be set high by the hardware. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. Note that this bit can only be cleared to 0 by the application program.</li> </ul>								
Bit 5	<ul> <li>NRDF: RF reading NFC memory complete interrupt request flag</li> <li>0: RF reading NFC memory has not completed</li> <li>1: RF reading NFC memory has completed</li> <li>If the RF has finished reading the NFC memory, this flag together with the NFC interrupt flag NFCF will both be set high by the hardware. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. Note that</li> </ul>								
Bit 4	interrupt flag NFCF will both be set high by the hardware. When this condition occu								

- Bit 3 **RIPF**: Interrupt request flag for MCU read/write the NFC memory when the RF is reading NFC memory
  - 0: MCU reading/writing NFC memory does not occur when the RF is reading NFC memory

1: MCU reading/writing NFC memory occurs when the RF is reading NFC memory If the MCU reads from or writes to the NFC memory when the RF reading NFC memory is in progress, this flag together with the NFC interrupt flag NFCF will both be set high by the hardware. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. Note that this bit can only be cleared to 0 by the application program.

- Bit 2 WIPF: Interrupt request flag for MCU read/write NFC memory when the RF is writing to the NFC memory
  - 0: MCU reading/writing NFC memory does not occur when the RF is writing to the NFC memory
  - 1: MCU reading/writing NFC memory occurs when the RF is writing to the NFC memory

If the MCU reads from or writes to the NFC memory when the RF writing to the NFC memory is in progress, this flag together with the NFC interrupt flag NFCF will both be set high by the hardware. When this condition occurs, a corresponding interrupt will occur if the interrupt function is enabled. Note that this bit can only be cleared to 0 by the application program.

- Bit 1 **FDF**: Field condition detection interrupt request flag
  - 0: Specified field condition not detected

1: Specified field condition detected

If a field condition defined by the FCONF1~FCONF0 bits occurs, this flag together with the NFC interrupt flag NFCF will both be set high by the hardware. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. Note that this bit can only be cleared to 0 by the application program.

Bit 0 **ERF**: MCU or RF access NFC memory error interrupt request flag

0: MCU or RF access NFC memory error does not occur

1: MCU or RF access NFC memory error occurs

If an error occurs when the NFC memory is accessed by the MCU or the RF device, this flag together with the NFC interrupt flag NFCF will both be set high by the hardware. When this error condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. The error conditions include an RF reading check error following a write access to the NFC EEPROM as well as the MCU or RF reading/writing to a non-existing NFC memory address. Note that this bit can only be cleared to 0 by the application program.

### • NFC\_STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	NFCBOOT	RIP	WIP	HFPON
R/W	—	—	—	_	R	R	R	R
POR	—	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

NFCBOOT: Loading NFC configuration data to NFC control logic status flag
 0: Loading NFC configuration data to NFC control logic is not in progress after power on

1: Loading NFC configuration data to NFC control logic is in progress after power on After a power on reset, the NFC configuration data will be loaded to the NFC control logic automatically and this bit will be set high by the hardware. Upon completion, this bit will be cleared by the hardware.

Bit 3



 Bit 2
 **RIP**: RF reading NFC memory status flag

 0: RF reading NFC memory is not in progress

 1: RF reading NFC memory is in progress

 There will still be the possibility of collision occurrence with the RIP bit low since

 the NFC memory access by the RF interface is asynchronous with the MCU access

 operation. To effectively implement the MCU read or write operation to the NFC

the NFC memory access by the RF interface is asynchronous with the MCU access operation. To effectively implement the MCU read or write operation to the NFC memory, it is recommended to check the RIPF and WIPF bits after the MCU reads from or writes to the NFC memory. If the RIPF or WIPF bit is high after the MCU accesses the NFC memory, it means that the RF access collision has happened and the current access to the NFC memory by the MCU is not successful.

Bit 1 WIP: RF writing NFC memory status flag 0: RF writing NFC memory is not in progress 1: RF writing NFC memory is in progress

> There will still be the possibility of collision occurrence with the WIP bit low since the NFC memory access by the RF interface is asynchronous with the MCU access operation. To effectively implement the MCU read or write operation to the NFC memory, it is recommended to check the RIPF and WIPF bits after the MCU reads from or writes to the NFC memory. If the RIPF or WIPF bit is high after the MCU accesses the NFC memory, it means that the RF access collision has happened and the current access to the NFC memory by the MCU is not successful.

Bit 0

**HFPON**: NFC field status flag 0: NFC field inactive

1: NFC field active

This bit is used to indicate the NFC field activity status. When there is no external RF device close to the MCU, the HFPON bit will be low and the relevant NFC circuitry will be reset except for the field detector and the NFC memory. If there is an external RF device close to the MCU, the NFC field detector will sense the RF field presence and the HFPON bit will be set high regardless of the NFCEN bit value. However, the NFC function will be enabled when both the NFCEN and HFPON bits are set high.

# NFCEEA Register

Bit 6~0

Bit	7	6	5	4	3	2	1	0
Name	—	A6	A5	A4	A3	A2	A1	A0
R/W	—	R/W						
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

A6~A0: MCU access to the NFC memory page address bit 6 ~ bit 0 The available NFC memory page address range is from 00h to 4Fh. When this page address register is set to a value outwith the available range, it will result in an invalid read/write access operation and the corresponding NFC memory access error condition will occur together with the ERF bit set high.

### NFCEED0 Register

Bit	7	6	5	4	3	2	1	0
Name	D07	D06	D05	D04	D03	D02	D01	D00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D07~D00**: NFC memory data byte 0 bit  $7 \sim bit 0$ 



### NFCEED1 Register

Bit	7	6	5	4	3	2	1	0
Name	D17	D16	D15	D14	D13	D12	D11	D10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D17~D10**: NFC memory data byte 1 bit 7 ~ bit 0

### NFCEED2 Register

Bit	7	6	5	4	3	2	1	0
Name	D27	D26	D25	D24	D23	D22	D21	D20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D27~D20**: NFC memory data byte 2 bit 7 ~ bit 0

### NFCEED3 Register

Bit	7	6	5	4	3	2	1	0
Name	D37	D36	D35	D34	D33	D32	D31	D30
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D37~D30**: NFC memory data byte 3 bit 7 ~ bit 0

### NFCEEC Register

Bit	7	6	5	4	3	2	1	0
Name	_		NFCWA	NFCRA	NFCWREN	NFCWR	NFCRDEN	NFCRD
R/W	_		R/W	R/W	R/W	R/W	R/W	R/W
POR			0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5

control 0: Disable

1: Enable

This is the NFC memory page address automatic increase control bit which must be set high before MCU write operations are carried out. Clearing this bit to zero will inhibit the NFC memory page address automatic increase for MCU write operations. If the NFC page address reaches 0x4Fh, then the next page address will be 0x00h. If the error interrupt request WIPF, RIPF or ERF occurs, the NFC memory page address will not be increased.

NFCRA: NFC memory page address automatic increase for MCU read operation

NFCWA: NFC memory page address automatic increase for MCU write operation

### Bit 4

control

0: Disable

1: Enable

This is the NFC memory page address automatic increase control bit which must be set high before MCU read operations are carried out. Clearing this bit to zero will inhibit the NFC memory page address automatic increase for MCU read operations. If the NFC page address reaches 0x4Fh, then the next page address will be 0x00h. If an error interrupt request WIPF, RIPF or ERF occurs, the NFC memory page address will not be increased.



### Bit 3 NFCWREN: MCU write NFC memory enable

0: Disable

1: Enable

This is the MCU writing NFC memory enable bit which must be set high before MCU write operations to the NFC memory are carried out. Clearing this bit to zero will inhibit MCU write operations to the NFC memory. This bit will be reset to zero by the hardware after the write sequence has failed or the write cycle has finished. If the NFC page address register is set with a value from 0x50h to 0x7Fh, this bit will be reset to zero by the hardware after the NFC page address has changed. If the error interrupt request WIPF, RIPF or ERF occurs, this bit will also be automatically reset to zero by the hardware.

NFCWR: MCU write NFC memory control

0: Write cycle has finished

1: Activate a write cycle

This is the MCU writting NFC memory control bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write sequence has failed or the write cycle has finished. Setting this bit high will have no effect if the NFCWREN bit has not first been set high. If the NFC page address register is set with a value from 0x50h to 0x7Fh, this bit will be reset to zero by the hardware after the NFC page address has changed. If an error interrupt request WIPF, RIPF or ERF occurs, this bit will also be automatically reset to zero by the hardware.

Bit 1

Bit 0

Bit 2

NFCRDEN: MCU read NFC memory enable

0: Disable

1: Enable

This is the MCU reading NFC memory enable bit which must be set high before MCU read operations to the NFC memory are carried out. Clearing this bit to zero will inhibit MCU read operations to the NFC memory. This bit will be reset to zero by the hardware after the read cycle has finished. If the NFC page address register is set with a value from 0x50h to 0x7Fh, this bit will be reset to zero by the hardware after the NFC page address has changed. If the error interrupt request WIPF, RIPF or ERF occurs, this bit will also be automatically reset to zero by the hardware.

NFCRD: MCU read NFC memory control

0: Read cycle has finished

1: Activate a read cycle

This is the MCU reading NFC memory control bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the NFCRDEN has not first been set high. If the NFC page address register is set with a value from 0x50h to 0x7Fh, this bit will be reset to zero by the hardware after the NFC page address has changed. If an error interrupt request WIPF, RIPF or ERF occurs, this bit will also be automatically reset to zero by the hardware.

Note that the NFCWREN, NFCWR, NFCRDEN and NFCRD bits can not be set to "1" at the same time using a single instruction. The NFCWR and NFCRD bits can not be set to "1" at the same time. Instructions setting the NFCWREN and NFCWR bits high must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. When the MCU is reading data from the NFC memory, data in the page address defined by NFCEEA will be loaded to the NFCEED0~NFCEED3 registers with the lowest byte first. When the MCU is writing data to the NFC memory, data in the NFC memory read/write operations are carried out in a similar way as that for MCU data EEPROM read/write operations, for more detailed information regarding read/write sequence and write protection refer to the related section in the EEPROM Data Memory chapter which has been previousely described.



### NFCCTRL Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_		STMODEN	FCONF1	FCONF0	NFCEN
R/W	_	—	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 STMODEN: Strong modulation mode enable control

0: Disable

1: Enable

This bit is used to enhance the field detection ability. If this bit is set high to enable the strong modulation mode, the available field detected distance will be longer than the distance when this bit is set low.

# Bit 2~1 FCONF1~FCONF0: Field detection interrupt trigger condition selection

00: First State-of-Frame (start of communication) from field off to on

01: First selection of the tag (active state) from field off to on – NFC tag is in the ACTIVE state

1x: First field presence – NFC field is present with the HFPON bit set high

These bits are used to select the condition in which the field detection interrupt request will be triggered. When any condition defined above occurs, the FDF bit in the NFC\_INTF register and the NFCF bit in the INTC3 register will both be set high.

Bit 0

### NFCEN: NFC function control

0: Disable

1: Enable

When this bit is set low, the relevant NFC circuitry will be reset except for the NFC field detector and NFC memory. It is recommended to set this bit high to enable the NFC function at the beginning of the application program. The NFC function will be actually enabled when both the NFCEN and HFPON bits are set high.

### NFCWRA Register

Bit	7	6	5	4	3	2	1	0
Name		WRA6	WRA5	WRA4	WRA3	WRA2	WRA1	WRA0
R/W	—	R	R	R	R	R	R	R
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6~0 WRA6~WRA0: Last NFC memory page address written by RF

# Collisions between the MCU and NFC RF Interface

The NFC memory data can be read from and written to by the MCU and RF interface. The NFC memory can be also accessed by the MCU even when the RF field is active, however collisions between the MCU and NFC RF interface as described below may occur and proper protection mechanism should be enabled to avoid undesired errors. The activity status of the RF field can be checked by observing the HFPON bit.

If the MCU reads from or writes to the NFC memory when the RF interface is writing to the NFC memory, the hardware should set the WIPF and NFCF bits high and issue an NFC interrupt if the NFCE bit has been set high. The MCU must then abort all reading or writing operations to the NFC memory.

If the MCU reads from or writes to the NFC memory when the RF interface is reading from the NFC memory, the hardware should set the RIPF and NFCF bits high and issue an NFC interrupt if the NFCE bit has been set high. The MCU must then abort all reading or writing operations to the NFC memory.




If the RF interface issues read-related or write-related commands when the MCU is writing to the NFC memory, the RF interface should wait until the current MCU write operation has completed with the NFCWR bit cleared. After this the RF interface will obtain the priority and can start to read from or write to the NFC memory. If the RF interface issues non-read-related and non-write-related commands, then the MCU can continue to write to the NFC memory.

If the RF interface issues read-related or write-related commands when the MCU is reading from the NFC memory, the RF interface should wait until the current MCU read operation has completed with the NFCRD bit cleared. After this the RF interface will obtain the priority and can start to read from or write to the NFC memory. If the RF interface issues non-read-related and non-write-related commands, then the MCU can continue to read from the NFC memory.

# NFC State Diagram and Logical Status Descriptions

Commands shown in the NFC tag state diagram below are initiated by external NFC devices and controlled by the HT45F4050 command interpreter. In this way the NFC module internal state is processed and the appropriate response will be generated accordingly.



- Notes: 1. If the NFC tag device responds with a NAK signal, it will return to either the IDLE or HALT state depending upon its previous state.
  - 2. Here the condition, "Others", means other commands which are invalid corresponding to specific states.

# NFC Tag State Diagram

# IDLE State

When the NFC circuit has been enabled by setting the NFCEN bit high and an NFC field is present with the HFPON bit set high by hardware, the NFC modules will directly switch to the IDLE state. The NFC tag device will exit this state only when a REQA or WUPA command from an external NFC device is received. Any other command received in the IDLE state is interpreted as an error and the NFC tag device remains idle.

### **READY1 State**

When a REQA or WUPA command is received by the NFC tag device in the IDLE state, the NFC tag device will exit the IDLE state and then enter the READY1 state. However, the NFC tag device can exit the HALT state and enter the READY1 state only if a WUPA command is received.

There are three methods to exit the READY1 state. The first one is to read the data directly from page 0x00h~0x0Fh using the READ command. Then the NFC tag device will exit the READY1 state and then enter the ACTIVE state.

The second one is to resolve the first three UID bytes, grouped into the Cascade Level 1, using the Anticollision command. The NFC reader will directly select the specific first three resolved NFC tag UID bytes using the Select CL1 command and a Select Acknowledge (SAK) signal with a value of 04h will be sent by the tag device to the NFC reader. After that the NFC tag will exit the READY1 state and then enter the READY2 state. Note that the NFC tag device will exit the READY1 state followed by entering the IDLE or HALT state if the device receives a Select CL1 command with a parity error.

The last one is where invalid commands are received. When a command, except for the READ (page 0x00h~0x0Fh), Anticollision CL1 and Select CL1 commands, is received in the READY1 state, the command will be interpreted as an error and the NFC tag device will exit the READY1 state. The NFC tag device will then go back to the IDLE or HALT state dependent upon the previous state where the tag device remains. The tag device with a collided UID will be excluded during the Anticollision command execution and then go back to the IDLE or HALT state.

Note that if more than one NFC tag device is in the NFC field, the READ command accessed from page 0x00h~0x0Fh will cause a collision due to the different UID data bytes transmitted by these NFC tag devices.

# **READY2 State**

When a Select CL1 command is received by the NFC tag device in the READY1 state, the NFC tag device will exit the READY1 state and then enter the READY2 state.

There are three methods to exit the READY2 state. The first one is to read the data directly from page 0x00h~0x0Fh using the READ command. Then the NFC tag device will exit the READY2 state and then enter the ACTIVE state.

The second one is to resolve the second four UID bytes, grouped into the Cascade Level 2, using the Anticollision command. The NFC reader will directly select the specific second four resolved NFC tag UID bytes using the Select CL2 command and a Select Acknowledge (SAK) signal with a value of 00h will be sent by the tag device to the NFC reader. After that the NFC tag will exit the READY2 state and then enter the ACTIVE state. Note that the NFC tag device will exit the READY2 state followed by entering the IDLE or HALT state if the device receives a Select CL2 command with a parity error.

The last one is where invalid commands are received. When a command, except for the READ (page 0x00h~0x0Fh), Anticollision CL2 and Select CL2 commands, is received in the READY2 state, the command will be interpreted as an error and the NFC tag device will exit the READY2 state. The NFC tag device will then go back to the IDLE or HALT state dependent upon the previous state where the tag device remains. The tag device with a collided UID will be excluded during the Anticollision command execution and then go back to the IDLE or HALT state.

Note that if more than one NFC tag device is in the NFC field, the READ command accessed from page 0x00h~0x0Fh will cause a collision due to the different UID data bytes transmitted by these NFC tag devices.



The response of the selected NFC tag device to the Select CL2 command is the Select Acknowledge (SAK) byte, which in accordance with ISO/IEC 14443 indicates that the anticollision cascade procedure has finished. After this the selected NFC tag device is now uniquely selected and only this device will communicate with the NFC polling device even if other contactless devices are present within the NFC field.

### **ACTIVE State**

When a NFC tag device in the READY1 or READY2 state is read from page 0x00h~0x0Fh by a READ command or successfully selected by a Select CL2 command in the READY2 state, it will enter the ACTIVE state. All memory related operations, read or write, are executed in the ACTIVE state. The available commands in the ACTIVE state include the READ, FAST\_READ, WRITE, COMPATIBILITY\_WRITE and GET\_VERSION commands. When an available command is received but is followed by a NAK signal in reply, the device will exit the ACTIVE state and enter the IDLE or HALT state according to its previous state. The NFC tag device will exit the ACTIVE state and switch to the HALT state when a HLTA command is received and executed successfully. However, the device will enter the IDLE state when an HLTA command is received and a NAK signal is sent in reply if the device has never entered the HALT state. Any other command received in this state is interpreted as an error and the NFC tag device will return to the IDLE or HALT state depending on its previous state.

#### **HALT State**

When a halt command, HLTA, is successfully executed in the ACTIVE state, the NFC tag will enter the HALT state. The only way to exit the HALT state is with the execution of the WUPA command. Any other command received in the HALT state will be interpreted as an error and the NFC tag device will stay in the HALT state. An NFC tag device with a recognized UID can be set in the HALT state. To execute the anticollision process the NFC reader can transmit a REQA command followed by an Anticollision command to simply distinguish between the recognized tag devices and the devices whose UID bytes are necessary to be resolved.

### NFC Command Set

The device NFC function follows the ISO/IEC 14443 Type A standard. The NFC function is also compatible with the NFC Forum Type 2. After the NFC tag device has been selected, it can be activated or deactivated using various commands. All available commands for the NFC function are shown in the table below.

Command	ISO/IEC 14443 Type A	NFC Forum Type 2	Command Code
REQA	REQA	SENS_REQ	26h (7-bit)
WUPA	WUPA	ALL_REQ	52h (7-bit)
Anticollision CL1	Anticollision CL1	SDD_REQ CL1	93h 20h
Select CL1	Select CL1	SEL_REQ CL1	93h 70h
Anticollision CL2	Anticollision CL2	SDD_REQ CL2	95h 20h
Select CL2	Select CL2	SEL_REQ CL2	95h 70h
HLTA	HLTA	SLP_REQ	50h 00h
READ	_	READ	30h
GET_VERSION	—	—	60h
FAST_READ	_	_	3Ah
WRITE	_	WRITE	A2h
COMPATIBILITY_WRITE	—	—	A0h


To ensure reliable data transfer the data integrity mechanisms including the CRC, Block Check Character and parity bytes are provided in the NFC tag device. Refer to the following command description for details.



#### **REQA – NFC Request Command for Type A**

Code (CMD.)	Parameter (PAR.)	Data	Integrity Mechanism	Response
26h (7-bit)	—		Parity	0044h

The NFC tag device can only accept the REQA command in the IDLE state. The response is a 2-byte Answer-To-reQuest for type A abbreviated to "ATQA" with a value of 0044h. When the ATQA signal is responded by the tag device, its least significant byte will be sent first. The command together with the corresponding response, REQA with ATQA, is implemented fully according to the ISO/IEC 14443-3 standard.




**REQA Execution Diagram** 

#### WUPA - NFC Wake-Up Command for Type A

Code (CMD.)	Parameter (PAR.)	Data	Integrity Mechanism	Response
52h (7-bit)		_	Parity	0044h

The NFC tag device can only accept the WUPA command in the IDLE and HALT states. The response sent by the tag device is a 2-byte ATQA with a value of 0044h. The command together with the corresponding response, WUPA with ATQA, is implemented fully according to ISO/IEC 14443-3.



#### **WUPA Execution Diagram**

#### Anticonllision CL1 – Anticollision Command for Cascade Level 1

#### Select CL1 – Select Command for Cascade Level 1


Command: Code (CMD.)	Parameter (PAR.)	Data	Integrity Mechanism	Response
Anticollision CL1: 93h	20h	—	Parity, BCC0	3 bytes CL1 UID
Anticollision CL1: 93h	21h to 67h	Part of CL1 UID	Parity, BCC0	Part of CL1 UID
Select CL1: 93h	70h	3 bytes selected UID	Parity, BCC0, CRC	SAK (04h)

The Anticollision and Select commands for Cascade Level 1 are based on the same command code. The main difference between these two commands is the parameter byte. The parameter byte is defined as 70h for the Select commands while this field is defined from 20h to 67h for the Anticollision commands. The NFC tag device accepts these commands in the READY1 state only. The response to the Anticollision CL1 command, "93h\_20h", is first a fixed Cascade Tag code, 88h, for the device followed by the first 3 bytes of the 7 UID bytes in the cascade level 1. Finally the Block Check Character byte 0, BCC0, will be sent out. During the anticollision process the parameter field value will be set to a certain value ranging from 21h to 67h depending upon the



UID collided conditions and the Data field will be determined bit-by-bit after the anticollision identification. Eventually the 3-byte UID for the cascade level 1 will be identified.

After the 3-byte UID has been successfully identified, the NFC tag device can be selected by the Select CL1 command for the cascade level 1. The response to the Select CL1 command is the Select CL1 Acknowledge, SAK, with a value of 04h followed by the CRC bytes after the Select CL1 command has fully executed. The Select CL1 command can still fully execute even if the CRC value is incorrect. However, if the parity value is incorrect, the NFC tag device will directly return to either the IDLE or HALT state according to its previous state without any response.



Select CL1 Execution Diagram

#### Anticonllision CL2 – Anticollision Command for Cascade Level 2


Select CL2 - Select Co	ommand for	Cascade Level 2
------------------------	------------	-----------------

Command: Code (CMD.)	Parameter (PAR.)	Data	Integrity mechanism	Response
Anticollision CL2: 95h	20h		Parity, BCC1	4 bytes CL2 UID
Anticollision CL2: 95h	21h to 67h	Part of CL2 UID	Parity, BCC1	Part of CL2 UID
Select CL2: 95h	70h	4 bytes selected UID	Parity, BCC1, CRC	SAK (00h)

The Anticollision and Select commands for Cascade Level 2 are based on the same command code. The main difference between these two commands is the parameter byte. The parameter byte is defined as 70h for the Select commands while this field is defined from 20h to 67h for the Anticollision commands. The NFC tag device accepts these commands in the READY2 state only. The response to the Anticollision CL2 command, "95h\_20h", is the remaining 4 bytes of the 7 UID bytes in the cascade level 2 followed by the Block Check Character byte 1, BCC1. During the anticollision process the parameter field value will be set to a certain value ranging from 21h to 67h depending upon the UID collided conditions and the Data field will be determined bit-by-bit after the anticollision identification. Eventually the remaining 4-byte UID for the cascade level 2 will be identified.

After the remaining 4-byte UID has been successfully identified, the NFC tag device can be selected by the Select CL2 command for the cascade level 2. The response to the Select CL2 command is the Select CL2 Acknowledge, SAK, with a value of 00h followed by the CRC bytes after the Select CL2 command has fully executed. The Select CL2 command can still fully execute even if the CRC value is incorrect. However, if the parity value is incorrect, the NFC tag device will directly return to either the IDLE or HALT state according to its previous state without any response.






#### Select CL2 Execution Diagram

#### READ – Read Command

Code (CMD.)	Parameter (PAR.)	Data	Integrity Mechanism	Response
30h	ADR: '00h' to '4Fh'	_	Parity, CRC	16 Bytes Data

The READ command together with a valid page start address specified in the parameter field is used to retrieve the data from the tag device. The data which has a 4-page size of 16 bytes as a response will be successively sent out from the start page. The page address will be internally incremented by one. The valid page start address ranges from 00h to 4Fh. For example if the page start address is set to 2Eh, the data in page 2Eh, 2Fh, 30h and 31h will then be sent out sequentially. Any invalid page address in the parameter field will result in an error resulting in a 4-bit NAK signal with a value of 0h being returned by the tag device. A roll-over mechanism is provided to continuously read from page 00h without errors if the page address has reached the valid page address boundary. For example if the page start address is set to 4Eh, the data in pages 4Eh, 4Fh, 00h and 01h will then be sent out sequentially.






#### HLTA – Halt Command for Type A

Code (CMD.)	Parameter (PAR.)	Data	Integrity Mechanism	Response
50h	00h	—	Parity, CRC	Passive ACK, NAK


The HLTA command is used to set the recognized NFC tag device into the HALT state. It is simple to distinguish between devices whose UIDs have been identified and devices whose UIDs have not been resolved after the recognized NFC tag devices is set into the HALT state. The tag device will directly enter the HALT state if the HLTA command is fully executed without any error. The HLTA command can still be fully executed even if an incorrect parity value is contained in the data stream transmitted by the NFC reader device. However, if the CRC value is incorrect the NFC tag device will return to the IDLE or HALT state respectively which depends upon the previous state in which the NFC tag device remains.



#### WRITE – Write Command

Code (CMD.)	Parameter (PAR.)	Data	Integrity Mechanism	Response
A2h	ADR: '02h' to '4Fh'	4 Bytes	Parity, CRC	ACK or NAK

The WRITE command is used to program the NFC tag device memory by page with 4 data bytes. The page address is specified in the parameter field. The available page address ranges from 02h to 4Fh. A NAK response will be sent out by the NFC tag device if the page address is outwith the available range. A parity, CRC or write error will also result in a NAK response with a certain 4-bit value sent by the NFC tag device. Note that any locked memory pages can not be programmed again by any write command.






#### COMPATIBILITY\_WRITE – Compatibility Write Command

Code (CMD.)	Parameter (PAR.)	Data	Integrity Mechanism	Response
A0h	ADR: '02h' to '4Fh'	16 Bytes	Parity, CRC	ACK or NAK

The COMPATIBILITY\_WRITE command is provided to be compliant with different write command versions for different NFC devices. This command is used to program the NFC memory by page with the least significant 4 data bytes even if 16 bytes of data are transmitted by the NFC device. It is recommended that the most significant 12 bytes of data should all be kept at logic "0". The page address is specified in the parameter field. The available page address ranges from 02h to 4Fh. A NAK response will be sent out by the NFC tag device if the page address is out of the available range. A parity, CRC or write error will also result in a NAK response with a certain 4-bit value sent by the NFC tag device. Note that any locked memory pages can not be programmed again by any write command.



 $^{*}t_{\text{COL}}$  : Collision time, including  $^{*}t_{\text{RCY}}$  or  $^{*}t_{\text{WCY}}$  respectively

 $t_{COL}$  exists if the collision of the NFC memory access by MCU occurs


#### COMPATIBILITY\_WRITE Execution Diagram

#### **GET\_VERSION – Get Device Version Information Command**

Co	ode (CMD.)	Parameter (PAR.)	Data	Integrity mechanism	Response
	60h	—	_	Parity, CRC	8 Bytes Data

The GET\_VERSION command is used to obtain device information, such as the product version, tag device storage size or other product data required to recognize the specific device. There will be 8-byte device version information data sent out by the tag device if the command stream containing the code followed by the integrity bytes is received without errors. If an integrity error is contained whithin the command stream, a NAK signal will be sent out by the tag device. After this the tag device will enter the IDLE or HALT state according to its previous state.





**GET\_VERSION Execution Diagram** 

Byte No.	Description	HT45F4050	Interpretation
0	Fixed header	00h	
1	Vendor ID	UID0	Vendor Code which is identical to UID0
2	Product type	01h	HT45F40xx
3	Product subtype	00h	Integrated capacitor, 0pF.
4	Major product version	01h	1
5	Minor product version	00h	V0
6	Storage size	11h	Refer to the following description
7	Protocol type	03h	ISO/IEC 14443-3 compliant


Byte 6 of the device version information is used to record the tag device memory size. The most significant 7 bits of the storage size byte are regarded as an unsigned integer value n. The total available memory size is exactly  $2^n$  bytes or greater than  $2^n$  bytes but less than  $2^{(n+1)}$  bytes determined by the Byte 6 least significant bit. If the least significant bit is "0", the total memory size is exactly  $2^n$  bytes. However the total memory size will be greater than  $2^n$  bytes but less than  $2^{(n+1)}$  bytes if the least significant bit is equal to "1". The memory size for this NFC tag device is 304 bytes which is greater than 256 bytes and less than 512 bytes. Therefore, the most significant 7 bits of Byte 6 is the value of 0001000b which is equal to 8 in decimal and the least significant bit is "1".

#### FAST\_READ – Fast Read Command for N Pages

Code (CMD.)	Parameter (PAR.)	Data	Integrity mechanism	Response
3Ah	SADR: '00h' to '4Fh' EADR: '00h' to '4Fh'	_	Parity, CRC	N×4 Bytes Data

The FAST\_READ command is used to retrieve the 4N-byte data from the tag device. The start and end page addresses, SADR and EADR, are specified in the parameter field. The valid page address range for both SADR and EADR is from 00h to 4Fh. If the SADR or EADR value is outwith the valid address range, a NAK signal will be sent out by the tag device. Note that the EADR value must be equal to or greater than the SADR value. If the EADR value is set to be less than the SADR value, a NAK signal will also be transmitted.







#### NFC Tag Response

#### ACK and NAK Responses

The NFC tag device replies with a 4-bit ACK or NAK code with different values corresponding to various coditions shown in the following table.

Code (4-bit)	ACK/NAK Descriptions
Ah	Acknowledge – ACK
0h	NAK for invalid command or invalid parameter value, i.e. invalid page address
1h	NAK for parity or CRC error
5h	NAK for EEPROM write error

#### ATQA Response

The NFC tag device will send 2 bytes of data, known as ATQA, as a response to a REQA or WUPA command. The 2-byte ATQA value is first sent out with the least significant byte, 44h.

Hex. Value	Bit															
	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
00 44h	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0

Note: bit8 and bit7 of the ATQA response signal indicate double UID size which is defined in the ISO/IEC 14443 standard. Refer to the ISO/IEC 14443 standard for details.

#### SAK Response

The NFC tag device will send a Select Acknowledge (SAK) data byte, known as SAK, as a response to the Select CL1 and Select CL2 commands with a data value of 04h and 00h respectively, as shown in the following table.

Hex. Value				В	it			
	8	7	6	5	4	3	2	1
04h	0	0	0	0	0	1	0	0
00h	0	0	0	0	0	0	0	0




## SCOM Controlled LCD Driver

The device has the capability of driving external LCD panels. The common pins, SCOM0~SCOM3, for LCD driving are pin shared with certain pins on the I/O ports. The LCD signals (COM) are generated using the application program.

### **LCD Operation**

An external LCD panel can be driven using this device by configuring the I/O pins as common pins. The LCD driver function is controlled using the SCOMC register which in addition to controlling the overall on/off function also controls the R-type bias current on the SCOMn pins. This enables the LCD COM driver to generate the necessary voltage levels,  $V_{SS}$ ,  $V_{DD}/2$  and  $V_{DD}$ , for LCD 1/2 bias operation.

The SCOMEN bit in the SCOMC register is the overall master control for the LCD driver. The SCOMn pin is selected to be used for LCD driving by the corresponding pin-shared function selection bits. Note that the corresponding Port Control register does not need to first setup the pins as outputs to enable the LCD driver operation.



Software Controlled LCD Driver Structure



### LCD Bias Current Control

The LCD COM driver enables a range of selections to be provided to suit the requirement of the LCD panel which is being used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SCOMC register. All COM pins are pin-shared with I/O pins and selected as SCOM pins using the corresponding pin-shared function selection bits.

#### SCOMC Register

Bit	7	6	5	4	3	2	1	0
Name	—	ISEL1	ISEL0	SCOMEN		_	_	_
R/W	_	R/W	R/W	R/W	_	_	_	—
POR	—	0	0	0	_	_	_	—

Bit 7 Unimplemented, read as "0"

Bit 6~5	ISEL1~ISEL0: SCOM typical bias current selection (@V <sub>DD</sub> =5V)
	00: 25μA
	01: 50µA
	10: 100µA
	11: 200µA
Bit 4	SCOMEN: Software controlled LCD driver enable control

0: Disable 1: Enable

The SCOMn lines can be enabled using the corresponding pin-shared selection bits if the SCOMEN bit is set to 1. When the SCOMEN bit is cleared to 0, then the SCOMn outputs will be fixed at a  $V_{DD}$  level. Note that the corresponding pin-shared selection bits should first be properly configured before the SCOMn function is enabled.

Bit 3~0 Unimplemented, read as "0"



## Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupt is generated by the action of the external INTn pin, while the internal interrupts are generated by various internal functions including TMs, Comparator, Time Bases, LVD, EEPROM, SIM, UART, NFC and the A/D converter.

### Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The first is the INTCO~INTC3 registers which setup the primary interrupts, the second is the MFI2 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/ disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	—
INTn Pin	INTnE	INTnF	n=0 or 1
Comparator	CPE	CPF	—
Multi-function	MFnE	MFnF	n=0~2
A/D Converter	ADE	ADF	—
Time Base	TBnE	TBnF	n=0 or 1
SIM	SIME	SIMF	—
UART	URE	URF	_
LVD	LVE	LVF	—
EEPROM	DEE	DEF	—
NFC	NFCE	NFCF	—
СТМ	CTMPE	CTMPF	
	CTMAE	CTMAF	—
STM	STMPE	STMPF	
51101	STMAE	STMAF	—
PTM	PTMPE	PTMPF	
	PTMAE	PTMAF	_

Interrupt Register Bit Naming Conventions



Register	Bit										
Name	7	6	5	4	3	2	1	0			
INTEG		_	—	—	INT1S1	INT1S0	INT0S1	INT0S0			
INTC0		MF0F	CPF	INTOF	MF0E	CPE	INT0E	EMI			
INTC1	TB0F	ADF	MF2F	MF1F	TB0E	ADE	MF2E	MF1E			
INTC2	URF	SIMF	INT1F	TB1F	URE	SIME	INT1E	TB1E			
INTC3			_	NFCF	_	_	_	NFCE			
MFI0		_	STMAF	STMPF	—	—	STMAE	STMPE			
MFI1	CTMAF	CTMPF	PTMAF	PTMPF	CTMAE	CTMPE	PTMAE	PTMPE			
MFI2	—	_	DEF	LVF		_	DEE	LVE			

#### Interrupt Registers List

#### INTEG Register

Bit	7	6	5	4	3	2	1	0
Name		—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR		_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Both rising and falling edges
- Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin
  - 00: Disable
    - 01: Rising edge
    - 10: Falling edge
    - 11: Both rising and falling edges

#### INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	MF0F	CPF	INTOF	MF0E	CPE	INTOE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

 Bit 6
 MF0F: Multi-function 0 interrupt request Flag

 0: No request
 1: Interrupt request

 Bit 5
 CPF: Comparator interrupt request flag

- 0: No request 1: Interrupt request
- Bit 4 INT0F: INT0 interrupt request Flag 0: No request
  - 1: Interrupt request
- Bit 3 MF0E: Multi-function 0 interrupt control
  - 0: Disable
  - 1: Enable



Bit 2	<b>CPE</b> : Comparator interrupt control 0: Disable 1: Enable
Bit 1	<b>INT0E</b> : INT0 interrupt control 0: Disable 1: Enable
Bit 0	<b>EMI</b> : Global interrupt control 0: Disable 1: Enable

### INTC1 Register

Bit	7	6	5	4	3	2	1	0			
Name	TB0F	ADF	MF2F	MF1F	TB0E	ADE	MF2E	MF1E			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7	0: No 1	<b>TB0F</b> : Time Base 0 interrupt request flag 0: No request 1: Interrupt request									
Bit 6	0: No 1	ADF: A/D Converter interrupt request flag 0: No request 1: Interrupt request									
Bit 5	MF2F: Multi-function 2 interrupt request flag 0: No request 1: Interrupt request										
Bit 4	0: No 1			upt request	flag						
Bit 3	<b>TB0E</b> : T 0: Disa 1: Enal		interrupt c	control							
Bit 2	<b>ADE</b> : A/ 0: Disa 1: Enal		er interrupt	control							
Bit 1	MF2E: Multi-function 2 interrupt control 0: Disable 1: Enable										
Bit 0	MF1E: Multi-function 1 interrupt control 0: Disable 1: Enable										

## INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	URF	SIMF	INT1F	TB1F	URE	SIME	INT1E	TB1E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 URF: UART interrupt request flag

- 0: No request
- 1: Interrupt request

Bit 6 SIMF: SIM interrupt request flag

- 0: No request
- 1: Interrupt request



Bit 5	INT1F: INT1 pin interrupt request flag 0: No request 1: Interrupt request
Bit 4	<b>TB1F</b> : Time Base 1 interrupt request flag 0: No request 1: Interrupt request
Bit 3	URE: UART interrupt control 0: Disable 1: Enable
Bit 2	SIME: SIM interrupt control 0: Disable 1: Enable
Bit 1	INT1E: INT1 pin interrupt control 0: Disable 1: Enable
Bit 0	<b>TB1E</b> : Time Base 1 interrupt control 0: Disable 1: Enable

### INTC3 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	NFCF	—	—		NFCE
R/W	—	—	_	R/W	—	—		R/W
POR	_	_	_	0	_	_	—	0

Bit 7~5	Unimplemented, read as "0"
Bit 4	NFCF: NFC interrupt request flag
	0: No request
	1: Interrupt request
Bit 3~1	Unimplemented, read as "0"
Bit 0	NFCE: NFC interrupt control
	0: Disable
	1: Enable

### • MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name		—	STMAF	STMPF	_	_	STMAE	STMPE
R/W	—	—	R/W	R/W	—	—	R/W	R/W
POR	—	—	0	0	_	—	0	0

Bit 7~6 Unimplemented,	read as "0"
------------------------	-------------

Dit / 0	Ommplemented, read as 0
Bit 5	<b>STMAF</b> : STM Comparator A match interrupt request flag 0: No request 1: Interrupt request
Bit 4	<b>STMPF</b> : STM Comparator P match interrupt request flag 0: No request 1: Interrupt request
Bit 3~2	Unimplemented, read as "0"
Bit 1	<b>STMAE</b> : STM Comparator A match interrupt control 0: Disable 1: Enable
Bit 0	<b>STMPE</b> : STM Comparator P match interrupt control 0: Disable 1: Enable



٠	MFI1	Register
---	------	----------

Bit	7	6	5	4	3	2	1	0
Name	CTMAF	CTMPF	PTMAF	PTMPF	CTMAE	CTMPE	PTMAE	PTMPE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	0: No 1	F: CTM Co request rrupt request	-	match inter	rrupt reques	st flag		
Bit 6	CTMPF 0: No 1	F: CTM Con request rrupt request	nparator P	match inter	rupt reques	t flag		
Bit 5	0: No :	F: PTM Cor request rrupt request		match inter	rupt reques	t flag		
Bit 4	<b>PTMPF</b> : PTM Comparator P match interrupt request flag 0: No request 1: Interrupt request							
Bit 3	CTMAI 0: Disa 1: Ena		mparator A	match inte	rrupt contro	ol		
Bit 2	CTMPE 0: Disa 1: Ena		nparator P	match inter	rupt contro	1		
Bit 1	<b>PTMAE</b> 0: Disa 1: Ena		nparator A	match inter	rupt contro	1		
Bit 0 MFI2 Regi	0: Disa 1: Ena		nparator P 1	natch intern	rupt control			
Bit	7	6	5	4	3	2	1	0
Dit		U			J	-		

Bit	7	6	5	4	3	2	1	0
Name	_		DEF	LVF	_	_	DEE	LVE
R/W	_	_	R/W	R/W	_	—	R/W	R/W
POR		_	0	0	_	_	0	0

Bit 7~6	Unimplemented, read as "0"
Bit 5	<b>DEF</b> : Data EEPROM interrupt request flag 0: No request 1: Interrupt request
Bit 4	<b>LVF</b> : LVD interrupt request flag 0: No request 1: Interrupt request
Bit 3~2	Unimplemented, read as "0"
Bit 1	<b>DEE</b> : Data EEPROM interrupt control 0: Disable 1: Enable
Bit 0	<b>LVE</b> : LVD interrupt control 0: Disable

1: Enable



#### **Interrupt Operation**


When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector, if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the Accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.





### External Interrupts

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.



#### **Comparator Interrupt**

The comparator interrupt is controlled by the internal comparator. A comparator interrupt request will take place when the comparator interrupt request flag, CPF, is set, a situation that will occur when the comparator output bit changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator interrupt enable bit, CPE, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output transition, a subroutine call to the comparator interrupt vector, will take place. When the interrupt is serviced, the comparator interrupt request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

#### **Multi-function Interrupts**

Within the device there are three Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM interrupts, LVD interrupt, and EEPROM write operation interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt request flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.

#### A/D Converter Interrupt


The device contains an A/D converter which has its own independent interrupt. The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D converter Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### **Time Base Interrupts**

The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. It is controlled by the overflow signal from its internal timer. When this happens its interrupt request flag, TBnF, will be set. To allow the program to branch to its respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TBnE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its respective vector location will take place. When the interrupt is serviced, the interrupt request flag, TBnF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.



The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC0}$  or  $f_{PSC1}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits in the PSC0R and PSC1R register respectively.



Time Base Interrupts

#### PSC0R Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	CLKSEL01	CLKSEL00
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	_	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL01~CLKSEL00: Prescaler 0 clock source  $f_{PSC0}$  selection 00:  $f_{SYS}$  01:  $f_{SYS}/4$ 

1x: f<sub>SUB</sub>

#### PSC1R Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	_	_	—	CLKSEL11	CLKSEL10
R/W	—	—	—	—	—	—	R/W	R/W
POR		—	—	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL11~CLKSEL10: Prescaler 1 clock source f<sub>PSC1</sub> selection

00: f<sub>sys</sub> 01: f<sub>sys</sub>/4 1x: f<sub>sub</sub>

## TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	—	—	—	—	TB02	TB01	TB00
R/W	R/W		—	—	—	R/W	R/W	R/W
POR	0	—	—	—	—	0	0	0

Bit 7 **TB0ON**: Time Base 0 Enable Control 0: Disable

- 1: Enable
- Bit 6~3 Unimplemented, read as "0"

#### Bit 2~0 TB02~TB00: Time Base 0 time-out period selection

 $\begin{array}{c} 000:\ 2^8/f_{PSC0}\\ 001:\ 2^9/f_{PSC0}\\ 010:\ 2^{10}/f_{PSC0}\\ 011:\ 2^{11}/f_{PSC0}\\ 100:\ 2^{12}/f_{PSC0}\\ 101:\ 2^{13}/f_{PSC0}\\ 110:\ 2^{14}/f_{PSC0}\\ 111:\ 2^{15}/f_{PSC0} \end{array}$ 

#### • TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB10N	—	—	_	—	TB12	TB11	TB10
R/W	R/W	—	_	_	—	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7	TBION: Ti	me Base 1 E	Enable Control

0: Disable

1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB12~TB10**: Time Base 1 time-out period selection

2°/f <sub>PSC1</sub>
$2^{9}/f_{PSC1}$
$2^{10}/f_{PSC1}$
$2^{11}/f_{PSC1}$
$2^{12}/f_{PSC1}$
$2^{13}/f_{PSC1}$
$2^{14}/f_{PSC1}$
$2^{15}/f_{PSC1}$

### Serial Interface Module Interrupt

An SIM Interrupt request will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface, an I<sup>2</sup>C slave address match or I<sup>2</sup>C bus time-out occurrence. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, will take place. When the Serial Interface Module Interrupt is serviced, the interrupt request flag, SIMF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

### UART Transfer Interrupt

The UART Transfer Interrupt is controlled by several UART transfer conditions. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and UART Interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of the conditions described above occurs, a subroutine call to the UART Interrupt vector, will take place. When the interrupt is serviced, the UART Interrupt flag, URF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



### **NFC Interrupt**

The NFC Interrupt is controlled by several NFC communication conditions. These conditions are MCU reading/writing NFC memory completed, RF reading/writing NFC memory completed, MCU reading/writing NFC memory when RF reading/writing NFC memory is in progress, field condition detected, NFC memory accessed by MCU or RF error occurance, which are detailly defined in the NFC\_INTF register. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, the NFC Interrupt enable bit, NFCE, and the interrupt enable bit of any conditions described above, must first be set. When the interrupt is enabled, the stack is not full and the corresponding condition occurs, a subroutine call to the NFC Interrupt vector, will take place. When the interrupt is serviced, the NFC Interrupt flag, NFCF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. However, the NFC\_INTF register flags must be manually reset by the application program.

### **EEPROM Write Interrupt**

The EEPROM Write Interrupt is contained within the Multi-function Interrupt. An EEPROM Write Interrupt request will take place when the EEPROM Write Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, EEPROM Write Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective Multi-function Interrupt vector will take place. When the EEPROM Write Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the Multi-function interrupt request flag will be automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

### **LVD** Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. A LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.

### **TM Interrupts**

The Compact, Standard and Periodic TMs have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the Multi-function Interrupts. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. However, only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

### Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

### Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

## Low Voltage Detector – LVD

This device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage,  $V_{DD}$ , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

### **LVD Register**

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the  $V_{DD}$  voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.


#### LVDC Register

-								
Bit	7	6	5	4	3	2	1	0
Name	—	—	LVDO	LVDEN	D3	VLVD2	VLVD1	VLVD0
R/W	—	—	R	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0
Bit 7~6	Unimple	emented, rea	ad as "0"					
Bit 5	0: No 1	LVD Outpu Low Voltag v Voltage D	e Detect					
Bit 4	LVDEN 0: Disa 1: Enal	able	age Detecto	r Control				
Bit 3	This bit	lefined bit can only b onsumption		zero. Wher	n the bit is	set to 1, it	will cause	additional
Bit 2~0	VLVD2- 000: 1. 001: 2. 010: 2. 011: 2. 100: 3. 101: 3. 110: 3. 111: 4.	.8V .0V .4V .7V .0V .3V .6V	Select LVD	Voltage				



### **LVD** Operation

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 1.8V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode the Low Voltage Detector will disable even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{LVD}$ , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt which is contained within one of the Multifunction interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{LVD}$  after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{DD}$  falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.



# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options
Oscillator Optio	ns
1	HIRC frequency selection (for writer trim & EV trim code use only) 1. 4MHz 2. 8MHz 3. 12MHz
2	HXT mode selection (for Low Voltage mode): 1.By S/W 2.HXT > 10MHz or HXT ≤ 8MHz@1.8V

Note: When the HIRC has been configured at a frequency shown in this table, it is recommended to configure the HIRC1 and HIRC0 bits in the HIRCC register to select the same frequency to ensure a higher HIRC frequency accuracy specified in the A.C. characteristics.



## **Application Descriptions**

The Near Field Communication, NFC, is a wireless high frequency communication technology, supporting data exchange within a distance of less than 10cm. Compared with IR, Bluetooth and other such like technologies, communication connection for NFC can be easily implemented only by device touching, wihout requiring beforehand device match or APP opening, resulting in faster data link.

The HT45F4050 acts as a passive NFC tag which can only be accessed by other NFC active devices. NFC tags are usually used in advertisement, small amount of data storage and data transmission to the NFC active devices, etc. As the HT45F4050 includes an integrated MCU, it can be used for applications such as smart meters, smart home appliances, NFC data loggers, etc.

### **NFC Operating Principle**

Briefly speaking, NFC communication is a technology uses radio frequency signals to transmit data wirelessly and then uses the back-end application system to implement identification. An NFC system is mainly composed of electronic tag, reader and system application software. The reader antenna emits a range of radio waves, when the tag is within the radio range, the reader can read the information stored in the tag.


The function of the NFC system coil circuit is divided into two parts, one is to use radio frequency signals to generate power, the other is to receive and transmit data by means of signal modulation. Generally the reader will first emit a radio scan signal with a frequency of 13.56MHz. If a passive NFC tag presents within the scan range, it can receive the scan signal. Then the tag will implement signal decoding. If the signal decoding is correct, the tag will change the electromagnetic field using signal modulation to notify the reader its presence.

Because of the coupling between the HT45F4050 antenna and reader antenna, the passive lising device (tag) can also act on the active querying device (reader). The impedence change on the tag antenna will directly affect the voltage amplitude or phase change on the reader antenna, which can be detected by the reader. This is the load modulation technology. The HT45F4050 is a NFC Type A tag which uses the Manchester coding method.

#### Hardware Block Diagram

To demonstrate the functionality of the HT45F4050 application system, Holtek has developed an NFC data logger demo board. This board (tag) including hardware sensors, an SPI Flash data memory and non-contract communication interface, supports the 13.56MHz NFC communication technology. The hardware sensors include a temperature sensor (833ET-2) and a humidity sensor (DHT12).






- Regarding the hardware, the demo board is composed of a Hotek HT8 microcontroller integrated with NFC function, a temperature sensor (833ET-2), a humidity sensor (DHT12), an SPI Flash data memory and an NFC induction antenna. The board power is a button battery which provides power for transmitting sensor data to the Flash memory via the SPI interface. After the data has been stored into the Flash memory, PCs or Android application softwares such as a Graphical User Interface (GUI) can access the NFC EEPROM.
- Regarding the software, a dedicated PC or Android GUI uses an NFC reader or NFC mobilephone to communicate with the HT45F4050 NFC module via the NFC interface, the HT45F4050 NFC module uses the SPI interface to communicate with the Flash memory on board.
- 3. Regarding the data storage stage, the power of the data logger demo board is supplied by a button battery and the sensor data are stored into the Flash Memory at fixed intervals. Data logging is implemented using the SPI interface. The recorded data contain the environment temperature data measured by the 833ET-2 and the humidity data measured by the DHT12.
- 4. Regarding the data read stage, the domo board acts as a passive NFC tag after the data are stored into the Flash memory and the HT45F4050 is still power-supplied by VDD. An induction antenna on board is used for radio frequency communication between the tag and reader. Making use of the coupling effect between the NFC reader antenna and the HT45F4050 antenna, the Flash memory internal data can be read.



### Hardware Circuit





## **Instruction Set**

### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



### Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one Bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry Bit from where it can be examined and the necessary serial Bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

#### Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual Bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data Bits.

#### **Bit Operations**

The ability to provide single Bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port Bit programming where individual Bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m]. i" instructions respectively. The feature removes the need for programmers to first read the 8-Bit output port, manipulate the input data to ensure that other Bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these Bit operation instructions are used.

#### Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



## Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

### **Table Conventions**

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operation	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	ecrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operatior	1		
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Oper	ation		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m]	Skip if Data Memory is not zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read C	Dperation		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRD [m]	Increment table pointer TBLP first and Read table to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneou	IS		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then up to three cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT" instruction the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after the "CLR WDT" instructions is executed. Otherwise the TO and PDF flags remain unchanged.



### **Extended Instruction Set**

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

LSUB A.[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, CZLSUBM A.[m]Subtract Data Memory from ACC with result in Data Memory2Z, C, AC, OV, SC, CZLSBCA,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZLSBCM,[m]Subtract Data Memory from ACC with Carry, result in Data Memory2Z, C, AC, OV, SC, CZLDAA [m]Decimal adjust ACC for Addition with result in Data Memory2Z, C, AC, OV, SC, CZLDAA [m]Logical AND Data Memory to ACC2ZZLAND A.[m]Logical OR Data Memory to ACC2ZZLAND A,[m]Logical AND ACC to Data Memory2NoteZLORM A,[m]Logical AND ACC to Data Memory2NoteZLORM A,[m]Logical CR C to Data Memory2NoteZLORM A,[m]Logical CR ACC to Data Memory2NoteZLORM A,[m]Logical CR ACC to Data Memory2NoteZLCPL [m]Complement Data Memory with result in ACC2ZZLCPLA [m]Increment Data Memory with result in ACC2ZZLDECA [m]Decrement Data Memory right with result in ACC2ZZLDECA [m]Decrement Data Memory right with result in ACC2ZZLDECA [m]Rotate Data Memory right with result in ACC2NoneZLRRA [m]Rotate Data Memory right through Carry2NoneZCLRRA [m]Rotate Data Memory right through Carry w	Mnemonic	Description	Cycles	Flag Affected
LADDM A,[m]Add ACC to Data Memory2 VoteZ, C, AC, OV, SCLADC A,[m]Add Data Memory to ACC with Carry2Z, C, AC, OV, SCLADCM A,[m]Add ACC to Data memory with Carry2Z, C, AC, OV, SC, CZLSUB A,[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, CZLSUBA,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZLSBCM A,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZLSBCM A,[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 <sup>Nove</sup> Z, C, AC, OV, SC, CZLDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 <sup>Nove</sup> ZZLOAA [m]Logical AND Data Memory to ACC2ZZLORA A,[m]Logical XOR Data Memory to ACC2ZZLAND A,[m]Logical XOR Data Memory to ACC2ZZLORA A,[m]Logical XOR ACC to Data Memory2 <sup>Nove</sup> ZZLORA A,[m]Logical XOR ACC to Data Memory2 <sup>Nove</sup> ZZLOPLA [m]Complement Data Memory with result in ACC2ZZLOPLA [m]Increment Data Memory with result in ACC2ZZLDECA [m]Increment Data Memory with result in ACC2ZZLDECA [m]Rotate Data Memory right through Carry2 <sup>Nove</sup> ZZLDECA [m]Rotate Data Memory right through Carry2 <sup>Nove</sup> ZZLDECA [m]Rotate Data Memory right through Carry2 <sup>No</sup>	Arithmetic			J
LADC A,[m]Add Data Memory to ACC with Carry2Z, C, AC, OV, SCLADC A,[m]Add ACC to Data memory with Carry2 <sup>Note</sup> Z, C, AC, OV, SCLSUBA A,[m]Subtract Data Memory from ACC with result in Data Memory2 <sup>Note</sup> Z, C, AC, OV, SC, CZLSUBM A,[m]Subtract Data Memory from ACC with carry2Z, C, AC, OV, SC, CZLSBC A,[m]Subtract Data Memory from ACC with Carry result in Data Memory2 <sup>Note</sup> Z, C, AC, OV, SC, CZLSBC A,[m]Decimal adjust ACC for Addition with result in Data Memory2 <sup>Note</sup> Z, C, AC, OV, SC, CZLDAA [m]Deciral adjust ACC for Addition with result in Data Memory2 <sup>Note</sup> Z, C, AC, OV, SC, CZLDGIC OperationLogical AND Data Memory to ACC2ZZLAND A,[m]Logical AND Data Memory to ACC2ZZLANDM A,[m]Logical AND ACC to Data Memory2 <sup>Note</sup> ZZLORA A,[m]Logical AND ACC to Data Memory2 <sup>Note</sup> ZZLORA A,[m]Logical AND ACC to Data Memory2 <sup>Note</sup> ZZLCPL [m]Complement Data Memory with result in ACC2ZZLCPLA [m]Increment Data Memory with result in ACC2ZZLINC [m]Increment Data Memory with result in ACC2ZZLDECA [m]Rotate Data Memory with result in ACC2ZZLDECA [m]Rotate Data Memory right through Carry2 <sup>Note</sup> ZZLDECA [m]Rotate Data Memory right through Carry2 <sup>Note</sup> ZC	LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADC A.[m]Add Data Memory to ACC with Carry2Z. C. AC, OV, SCLADCM A.[m]Add ACC to Data memory with Carry2Z. C. AC, OV, SC, CZLSUBA A.[m]Subtract Data Memory from ACC with result in Data Memory2Z. C. AC, OV, SC, CZLSUBM A.[m]Subtract Data Memory from ACC with Carry2Z. C. AC, OV, SC, CZLSBC A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory2Z. C. AC, OV, SC, CZLSBC A.[m]Decimal adjust ACC for Addition with result in Data Memory2Z. C. AC, OV, SC, CZLDAA [m]Logical AND Data Memory to ACC2ZZLOR A.[m]Logical OR Data Memory to ACC2ZZLNND A.[m]Logical AND Data Memory to ACC2ZZLOR A.[m]Logical AND ACC to Data Memory2****Z****ZLOR A.[m]Logical AND ACC to Data Memory2****ZZLOR A.[m]Logical AND ACC to Data Memory2****ZZLOR A.[m]Logical AND ACC to Data Memory2****ZZLOR A.[m]Logical AND ACC to Data Memory2****ZZLOPLA [m]Complement Data Memory with result in ACC2ZZLOPLA [m]Increment Data Memory with result in ACC2ZZLDECA [m]Increment Data Memory right through Carry2****ZZLDECA [m]Rotate Data Memory right through Carry with result in ACC2ZZLINC [m]Rotate Data Memory right through Carr	LADDM A,[m]	Add ACC to Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC
LADCM A.[m]Add ACC to Data memory with Carry2 <sup>Note</sup> Z, C, AC, OV, SCLSUB A.[m]Subtract Data Memory from ACC2Z, C, AC, OV, SC, CZLSBC A.[m]Subtract Data Memory from ACC with result in Data Memory2 <sup>Note</sup> Z, C, AC, OV, SC, CZLSBC A.[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZLBSC A.[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZLDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 <sup>Note</sup> Z, C, AC, OV, SC, CZLDAA [m]Logical AND Data Memory to ACC2ZZLXOR A.[m]Logical AND Data Memory to ACC2ZZLAND A.[m]Logical AND ACC to Data Memory2 <sup>Note</sup> ZZLORM A.[m]Logical XOR ACC to Data Memory2 <sup>Note</sup> ZZLOPLA [m]Complement Data Memory with result in ACC2ZZLOPLA [m]Complement Data Memory with result in ACC2ZZLINCA [m]Increment Data Memory with result in ACC2ZZLINC [m]Increment Data Memory right with result in ACC2ZZLDEC [m]Decrement Data Memory right through Carry2 <sup>Note</sup> ZZLINCA [m]Rotate Data Memory right through Carry2 <sup>Note</sup> ZZLDEC [m]Decrement Data Memory with result in ACC2ZZLINCA [m]Rotate Data Memory right through Carry2 <sup>Note</sup> ZZLDEC [m]Decrement Data Memory		-	2	Z, C, AC, OV, SC
LSUBM A,[m]Subtract Data Memory from ACC with result in Data Memory2 <sup>Noie</sup> Z, C, AC, OV, SC, CZLSBC A,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZLSBC M,[m]Decimal adjust ACC for Addition with result in Data Memory2 <sup>Noie</sup> Z, C, AC, OV, SC, CZLDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 <sup>Noie</sup> C, C, AC, OV, SC, CZLDAA [m]Logical AND Data Memory to ACC2ZZLAND A,[m]Logical OR Data Memory to ACC2ZZLAND A,[m]Logical AND ACC to Data Memory2 <sup>Noie</sup> ZZLORM A,[m]Logical OR ACC to Data Memory2 <sup>Noie</sup> ZZLORM A,[m]Logical AND ACC to Data Memory2 <sup>Noie</sup> ZZLCPL [m]Complement Data Memory to ACC2ZZLCPL [m]Logical XOR ACC to Data Memory2 <sup>Noie</sup> ZZLCPL [m]Complement Data Memory with result in ACC2ZZLCPL [m]Complement Data Memory with result in ACC2ZZLDEC [m]Decrement Data Memory with result in ACC2ZZLDEC [m]Decrement Data Memory right with result in ACC2ZZLRRA [m]Rotate Data Memory right with result in ACC2CCLRRA [m]Rotate Data Memory right through Carry2 <sup>Noie</sup> ZCLRRCA [m]Rotate Data Memory right through Carry2 <sup>Noie</sup> CCLRRCA [m]Rotate Data Memory right throu	LADCM A,[m]		2 <sup>Note</sup>	Z, C, AC, OV, SC
LSBC A,[m]Subtract Data Memory from ACC with Carry2Z, C, AC, OV, SC, CZLSBCM A,[m]Subtract Data Memory from ACC with Carry, result in Data Memory2 <sup>Note</sup> Z, C, AC, OV, SC, CZLDAA [m]Decimal adjust ACC for Addition with result in Data Memory2 <sup>Note</sup> CLogic Operation2ZZLAND A,[m]Logical AND Data Memory to ACC2ZLXOR A,[m]Logical OR Data Memory to ACC2ZLAND A,[m]Logical OR Data Memory to ACC2ZLAND M,[m]Logical OR ACC to Data Memory2 <sup>Note</sup> ZLORM A,[m]Logical OR ACC to Data Memory2 <sup>Note</sup> ZLCPL [m]Complement Data Memory2 <sup>Note</sup> ZLCPL [m]Complement Data Memory2 <sup>Note</sup> ZLCPL [m]Complement Data Memory with result in ACC2ZLINC [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Increment Data Memory with result in ACC2ZLRRA [m]Rotate Data Memory right with result in ACC2ZLRRA [m]Rotate Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right through Carry2 <sup>Note</sup> ZLRRA [m]Rotate Data Memory right through Carry2 <sup>Note</sup> NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2C </td <td>LSUB A,[m]</td> <td>Subtract Data Memory from ACC</td> <td>2</td> <td>Z, C, AC, OV, SC, CZ</td>	LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSBCM A.[m]Subtract Data Memory from ACC with Carry, result in Data Memory2NoiaZ, C, AC, OV, SC, CZLDAA [m]Decimal adjust ACC for Addition with result in Data Memory2NoiaZ, C, AC, OV, SC, CZLAND A.[m]Logical AND Data Memory to ACC2ZLOR A.[m]Logical OR Data Memory to ACC2ZLAND A.[m]Logical OR Data Memory to ACC2ZLAND A.[m]Logical OR Data Memory to ACC2ZLANDM A.[m]Logical AND ACC to Data Memory2NoiaZLORA A.[m]Logical OR ACC to Data Memory2NoiaZLCPL M.]Complement Data Memory2NoiaZLCPLA [m]Complement Data Memory with result in ACC2ZLDECA [m]Increment Data Memory with result in ACC2ZLDECA [m]DecrementZZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry2NoiaCLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry2Noia <t< td=""><td>LSUBM A,[m]</td><td>Subtract Data Memory from ACC with result in Data Memory</td><td>2<sup>Note</sup></td><td>Z, C, AC, OV, SC, CZ</td></t<>	LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LDDAA [m]Decimal adjust ACC for Addition with result in Data Memory2ProfessionLQAA [m]Logical AND Data Memory to ACC2ZLOR A,[m]Logical OR Data Memory to ACC2ZLAND A,[m]Logical OR Data Memory to ACC2ZLAND A,[m]Logical AND AcC to Data Memory to ACC2ZLANDM A,[m]Logical AND ACC to Data Memory2NoteLORM A,[m]Logical AND ACC to Data Memory2NoteLORM A,[m]Logical OR ACC to Data Memory2NoteLCPL [m]Complement Data Memory with result in ACC2ZLCPL [m]Complement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]DecrementZZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory right with result in ACC2NoneLRR A [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRLA [m	LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
Land A,[m] Lookink edgen of each water with result in Acc 12 Z Logic Operation LAND A,[m] Logical AND Data Memory to ACC 2 Z LOR A,[m] Logical OR Data Memory to ACC 2 Z LANDM A,[m] Logical AND ACC to Data Memory 2 <sup>Note</sup> Z LORMA,[m] Logical AND ACC to Data Memory 2 <sup>Note</sup> Z LORMA,[m] Logical AND ACC to Data Memory 2 <sup>Note</sup> Z LCPL [m] Complement Data Memory 2 <sup>Note</sup> Z LCPLA [m] Complement Data Memory 2 <sup>Note</sup> Z LCPLA [m] Complement Data Memory with result in ACC 2 Z LINCA [m] Increment Data Memory 2 <sup>Note</sup> Z LDEC [m] Decrement Data Memory 2 <sup>Note</sup> Z LDEC [m] Decrement Data Memory 2 <sup>Note</sup> Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory 2 <sup>Note</sup> Z LDEC [m] Decrement Data Memory 2 <sup>Note</sup> Z LDEC [m] Decrement Data Memory 2 <sup>Note</sup> Z LDEC [m] Decrement Data Memory with result in ACC 2 Z Rotate LRRA [m] Rotate Data Memory right with result in ACC 2 None LRRA [m] Rotate Data Memory right with result in ACC 2 None LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLC [m] Rotate Data Memory left through C	LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory		Z, C, AC, OV, SC, CZ
LAND A.[m]Logical AND Data Memory to ACC2ZLOR A.[m]Logical OR Data Memory to ACC2ZLXOR A.[m]Logical XOR Data Memory to ACC2ZLANDM A.[m]Logical AND ACC to Data Memory2 <sup>Note</sup> ZLORM A.[m]Logical OR ACC to Data Memory2 <sup>Note</sup> ZLXOR M.[m]Logical XOR ACC to Data Memory2 <sup>Note</sup> ZLXORM A.[m]Logical XOR ACC to Data Memory2 <sup>Note</sup> ZLCPL [m]Complement Data Memory with result in ACC2ZICPLA [m]Complement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZRotateZZNoneZLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRCC [m]Rotate Data Memory right through Carry with result in ACC2CLRAC [m]Rotate Data Memory right through Carry with result in ACC2CLRAC [m]Rotate Data Memory right through Carry with result in ACC2CLRAC [m]Rotate Data Memory right through Carry with result in ACC2CLRAC [m]Rotate Data Memory right through Carry with result in ACC2None	LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 <sup>Note</sup>	С
LOR A, [m]Logical OR Data Memory to ACC2ZLXOR A, [m]Logical XOR Data Memory to ACC2ZLANDM A, [m]Logical AND ACC to Data Memory2 <sup>Note</sup> ZLORM A, [m]Logical OR ACC to Data Memory2 <sup>Note</sup> ZLXORM A, [m]Logical XOR ACC to Data Memory2 <sup>Note</sup> ZLCPL [m]Complement Data Memory2 <sup>Note</sup> ZLCPL [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory right with result in ACC2ZLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry with result in ACC2NoneLRRC [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory le	Logic Operation	n		1
LNCR A,[m]Logical XOR Data Memory to ACC2ZLANDM A,[m]Logical AND ACC to Data Memory2NoteZLORM A,[m]Logical CR ACC to Data Memory2NoteZLCRL [m]Complement Data Memory2NoteZLCPL [m]Complement Data Memory with result in ACC2ZLCPLA [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry2NoteCLRRCA [m]Rotate Data Memory left with result in ACC2NoneLRCA [m]Rotate Data Memory left with result in ACC2NoneLRCA [m]Rotate Data Memory left through Carry2NoteCLRAC [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry2Note	LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LANDM A.[m]Logical AND ACC to Data Memory2NoteZLORM A.[m]Logical OR ACC to Data Memory2NoteZLXORM A.[m]Logical XOR ACC to Data Memory2NoteZLCPL [m]Complement Data Memory with result in ACC2ZLCPLA [m]Complement Data Memory with result in ACC2ZIncrement & DecrementUNICA [m]Increment Data Memory with result in ACC2ZLDEC [m]Increment Data Memory with result in ACC2ZLDEC [m]Increment Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRCA [m]Rotate Data Memory right through Carry2NoteCLRCA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLC [m]Rotate Data Memory left through C	LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LORM A,[m]Logical OR ACC to Data Memory2NoteZLXORM A,[m]Logical XOR ACC to Data Memory2NoteZLCPL [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDEC [m]Increment Data Memory with result in ACC2ZLDECA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZRotateLERA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2CLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRA [m]Rotate Data Memory right through Carry2NoteCLRCA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left through Carry2NoteCLRLA [m]Rotate Data Memory left through Carry2NoteNoneLRLCA [m]Rotate Dat	LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LXORM A,[m]Logical XOR ACC to Data Memory2 NoteZLCPL [m]Complement Data Memory2 NoteZLCPLA [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZRotate2ZZRotateIncrement Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2CRotateIncrement Data Memory right with result in ACC2CLRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRCA [m]Rotate Data Memory right through Carry with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CData MoveZCData Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2NoneCData	LANDM A,[m]	Logical AND ACC to Data Memory	2 <sup>Note</sup>	Z
LCPL [m]Complement Data Memory22LCPL [m]Complement Data Memory with result in ACC2ZIncrement & DecrementIncrement Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLINC [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZRotate2ZRotateZRRA[m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRLA [m]Rotate Data Memory right through Carry2 <sup>Note</sup> CLRLA [m]Rotate Data Memory right through Carry2 <sup>Note</sup> NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLC [m]Rotate Data Memory left through Carry with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData Move2None2NoneLMOV A, [m]Move Data Memory left through Carry2 <sup>Note</sup> CData Move2None2NoneLMOV A, [m]Move ACC to Data Memory2None2Bit Operation2NoneNone2LCLR [m].iClear bit of	LORM A,[m]	Logical OR ACC to Data Memory	2 <sup>Note</sup>	Z
Lore [m]Complement Data Memory with result in ACC2ZIncrement & DecrementLINCA [m]Increment Data Memory with result in ACC2ZLINCA [m]Increment Data Memory with result in ACC2ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2NoneRotateLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2NoneLRRCA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData MoveE2NoneNoneLMOV A, [m]Move Data Memory left through Carry2NoneLMOV A, [m]Move ACC to Data Memory2NoneBit OperationLncl [m].iClear bit of Data Memory2None	LXORM A,[m]	Logical XOR ACC to Data Memory	2 <sup>Note</sup>	Z
Increment & DecrementLINCA [m]Increment Data Memory with result in ACC2ZLINC [m]Increment Data Memory2NoteZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory with result in ACC2ZRotate2NoteZRotateLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 <sup>Note</sup> CLRRC [m]Rotate Data Memory right through Carry2 <sup>Note</sup> CLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLC [m]Rotate Data Memory left through Carry with result in ACC2CData MoveU2NoneCLMOV A, [m]Move Data Memory to ACC2NoneBit OperationU2NoteNoneNoneLCLR [m].iClear bit of Data Memory2 <sup>Note</sup> None	LCPL [m]	Complement Data Memory	2 <sup>Note</sup>	Z
LINCA [m]Increment Data Memory with result in ACC2ZLINC [m]Increment Data Memory2 <sup>Note</sup> ZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory2 <sup>Note</sup> ZRotateRotateLRRA [m]Rotate Data Memory right with result in ACC2NoneLRRA [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 <sup>Note</sup> CLRRC [m]Rotate Data Memory right through Carry2 <sup>Note</sup> CLRRC [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2CLRLA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry2 <sup>Note</sup> CData MoveImage: Second Corry2NoneLMOV A, [m]Move Data Memory to ACC2NoneLMOV [m], AMove ACC to Data Memory2 <sup>Note</sup> NoneBit OperationImage: Second Corry2 <sup>Note</sup> NoneLCLR [m].iClear bit of Data Memory2 <sup>Note</sup> None	LCPLA [m]	Complement Data Memory with result in ACC	2	Z
LINC [m]Increment Data Memory2NoteZLDECA [m]Decrement Data Memory with result in ACC2ZLDEC [m]Decrement Data Memory2NoteZRotateImage: Constraint of the second secon	Increment & D	ecrement		1
Line (Fr)Information bata MemoryImage: Constraint of the section of the secti	LINCA [m]	Increment Data Memory with result in ACC	2	Z
LDEC [m]Decrement Data Memory2NoteZRotateLRRA [m]Rotate Data Memory right with result in ACC2NoneLRR [m]Rotate Data Memory right through Carry with result in ACC2CLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2NoteCLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData Move2NoteCDDLMOV A,[m]Move Data Memory left through Carry2NoteCData MoveEMOV A,[m]Move ACC to Data Memory2NoteNoneBit OperationLCLR [m].iClear bit of Data Memory2NoteNone	LINC [m]	Increment Data Memory	2 <sup>Note</sup>	Z
Rotate       2       2         LRRA [m]       Rotate Data Memory right with result in ACC       2       None         LRR [m]       Rotate Data Memory right with result in ACC       2       None         LRRCA [m]       Rotate Data Memory right through Carry with result in ACC       2       C         LRRC [m]       Rotate Data Memory right through Carry with result in ACC       2       C         LRRC [m]       Rotate Data Memory right through Carry       2 <sup>Note</sup> C         LRRC [m]       Rotate Data Memory right through Carry       2 <sup>Note</sup> C         LRLA [m]       Rotate Data Memory left with result in ACC       2       None         LRLCA [m]       Rotate Data Memory left through Carry with result in ACC       2       C         LRLCA [m]       Rotate Data Memory left through Carry with result in ACC       2       C         LRLCA [m]       Rotate Data Memory left through Carry with result in ACC       2       C         LRLC [m]       Rotate Data Memory left through Carry       2 <sup>Note</sup> C         Data Move       LMOV A, [m]       Move Data Memory to ACC       2       None         LMOV [m],A       Move ACC to Data Memory       2 <sup>Note</sup> None         Bit Operation       LCLR [m].i       Clear bit of Data Memory	LDECA [m]	Decrement Data Memory with result in ACC	2	Z
LRRA [m]Rotate Data Memory right with result in ACC2NoneLRR [m]Rotate Data Memory right2 <sup>Note</sup> NoneLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 <sup>Note</sup> CLRRC [m]Rotate Data Memory right through Carry2 <sup>Note</sup> CLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLA [m]Rotate Data Memory left with result in ACC2NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLC [m]Rotate Data Memory left through Carry2 <sup>Note</sup> CData MoveLMOV A.[m]Move Data Memory to ACC2NoneLMOV [m],AMove ACC to Data Memory2 <sup>Note</sup> NoneNoneBit OperationLCLR [m].iClear bit of Data Memory2 <sup>Note</sup> None	LDEC [m]	Decrement Data Memory	2 <sup>Note</sup>	Z
LRR [m]Rotate Data Memory right2NoteNoneLRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2NoteCLRRC [m]Rotate Data Memory right through Carry2NoteCLRLA [m]Rotate Data Memory left with result in ACC2NoneLRL [m]Rotate Data Memory left2NoteNoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData C [m]Rotate Data Memory left through Carry2NoteCData Move2NoteCData MoveLMOV A, [m]Move Data Memory to ACC2NoneBit OperationElie Operation2NoteNoneLCLR [m].iClear bit of Data Memory2NoteNone	Rotate	·		1
LRRCA [m]Rotate Data Memory right through Carry with result in ACC2CLRRC [m]Rotate Data Memory right through Carry2 <sup>Note</sup> CLRLA [m]Rotate Data Memory left with result in ACC2NoneLRL [m]Rotate Data Memory left2 <sup>Note</sup> NoneLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CLRLCA [m]Rotate Data Memory left through Carry with result in ACC2CData C [m]Rotate Data Memory left through Carry2 <sup>Note</sup> CData MoveUNOV A, [m]Move Data Memory to ACC2NoneLMOV A, [m]Move ACC to Data Memory2 <sup>Note</sup> NoneBit OperationUCLR [m].iClear bit of Data Memory2 <sup>Note</sup> None	LRRA [m]	Rotate Data Memory right with result in ACC		None
LRRC [m]       Rotate Data Memory right through Carry       2 <sup>Note</sup> C         LRLA [m]       Rotate Data Memory left with result in ACC       2       None         LRL [m]       Rotate Data Memory left       2 <sup>Note</sup> None         LRLCA [m]       Rotate Data Memory left through Carry with result in ACC       2       C         LRLCA [m]       Rotate Data Memory left through Carry with result in ACC       2       C         LRLC [m]       Rotate Data Memory left through Carry       2 <sup>Note</sup> C         Data Move       2       C       Data Move         LMOV A,[m]       Move Data Memory to ACC       2       None         LMOV [m],A       Move ACC to Data Memory       2 <sup>Note</sup> None         Bit Operation       LCLR [m].i       Clear bit of Data Memory       2 <sup>Note</sup> None	LRR [m]	Rotate Data Memory right	2 <sup>Note</sup>	None
LRLA [m]     Rotate Data Memory left with result in ACC     2     None       LRLA [m]     Rotate Data Memory left with result in ACC     2     None       LRLCA [m]     Rotate Data Memory left through Carry with result in ACC     2     C       LRLC [m]     Rotate Data Memory left through Carry with result in ACC     2     C       LRLC [m]     Rotate Data Memory left through Carry with result in ACC     2     C       Data Move     2 <sup>Note</sup> C     Data Move       LMOV A,[m]     Move Data Memory to ACC     2     None       LMOV [m],A     Move ACC to Data Memory     2 <sup>Note</sup> None       Bit Operation     LCLR [m].i     Clear bit of Data Memory     2 <sup>Note</sup> None	LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRL [m]       Rotate Data Memory left       2 <sup>Note</sup> None         LRLCA [m]       Rotate Data Memory left through Carry with result in ACC       2       C         LRLC [m]       Rotate Data Memory left through Carry with result in ACC       2       C         Data Move       2 <sup>Note</sup> C       D         LMOV A,[m]       Move Data Memory to ACC       2       None         LMOV [m],A       Move ACC to Data Memory       2 <sup>Note</sup> None         Bit Operation       LCLR [m].i       Clear bit of Data Memory       2 <sup>Note</sup> None	LRRC [m]	Rotate Data Memory right through Carry	2 <sup>Note</sup>	С
LRLC [m]     Rotate Data Memory left through Carry with result in ACC     2     C       LRLC [m]     Rotate Data Memory left through Carry     2 <sup>Note</sup> C       Data Move     2     None       LMOV A,[m]     Move Data Memory to ACC     2     None       LMOV [m],A     Move ACC to Data Memory     2 <sup>Note</sup> None       Bit Operation     LCLR [m].i     Clear bit of Data Memory     2 <sup>Note</sup> None	LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRLC [m]         Rotate Data Memory left through Carry         2 <sup>Note</sup> C           Data Move         LMOV A.[m]         Move Data Memory to ACC         2         None           LMOV [m],A         Move ACC to Data Memory         2 <sup>Note</sup> None           Bit Operation         LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None	LRL [m]	Rotate Data Memory left	2 <sup>Note</sup>	None
Data Move       LMOV A.[m]     Move Data Memory to ACC     2     None       LMOV [m],A     Move ACC to Data Memory     2 <sup>Note</sup> None       Bit Operation     LCLR [m].i     Clear bit of Data Memory     2 <sup>Note</sup> None	LRLCA [m]	Rotate Data Memory left through Carry with result in ACC		С
LMOV A,[m]     Move Data Memory to ACC     2     None       LMOV [m],A     Move ACC to Data Memory     2 <sup>Note</sup> None       Bit Operation     LCLR [m].i     Clear bit of Data Memory     2 <sup>Note</sup> None	LRLC [m]	Rotate Data Memory left through Carry	2 <sup>Note</sup>	С
LMOV [m],A     Move ACC to Data Memory     2 <sup>Note</sup> None       Bit Operation       LCLR [m].i     Clear bit of Data Memory     2 <sup>Note</sup> None	Data Move			
Bit Operation     2     None       LCLR [m].i     Clear bit of Data Memory     2 <sup>Note</sup> None	LMOV A,[m]	Move Data Memory to ACC	2	None
LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None	LMOV [m],A	Move ACC to Data Memory	2 <sup>Note</sup>	None
	Bit Operation			
LSET [m].i Set bit of Data Memory 2 <sup>Note</sup> None	LCLR [m].i	Clear bit of Data Memory	2 <sup>Note</sup>	None
	LSET [m].i	Set bit of Data Memory	2 <sup>Note</sup>	None

Mnemonic	Description	Cycles	Flag Affected
Branch			1
LSZ [m]	Skip if Data Memory is zero	2 <sup>Note</sup>	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 <sup>Note</sup>	None
LSNZ [m]	Skip if Data Memory is not zero	2 <sup>Note</sup>	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 <sup>Note</sup>	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 <sup>Note</sup>	None
LSIZ [m]	Skip if increment Data Memory is zero	2 <sup>Note</sup>	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 <sup>Note</sup>	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
Table Read			
LTABRD [m]	Read table to TBLH and Data Memory	3 <sup>Note</sup>	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRD [m]	Increment table pointer TBLP first and Read table to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
Miscellaneou	S		
LCLR [m]	Clear Data Memory	2 <sup>Note</sup>	None
LSET [m]	Set Data Memory	2 <sup>Note</sup>	None
LSWAP [m]	Swap nibbles of Data Memory	2 <sup>Note</sup>	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then up to four cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



# Instruction Definition

ADC A,[m] Description	Add Data Memory to ACC with Carry The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C, SC
ADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
AND A,[m]	Logical AND Data Memory to ACC
Description	Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s)	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z
Description Operation	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" [m]
Description Operation Affected flag(s) AND A,x	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND
Description Operation Affected flag(s) AND A,x Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,x Description Operation	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$
Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) ANDM A,[m]	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" x Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	$TO \leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
Description	previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow [m]$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C



<b>DEC [m]</b> Description Operation Affected flag(s)	Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z
<b>DECA [m]</b> Description	Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation Affected flag(s)	$ACC \leftarrow [m] - 1$ Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF
<b>INC [m]</b> Description Operation	Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
<b>MOV [m],A</b> Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise
-	logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR
	operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the
2 computer	EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter $\leftarrow$ Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None



<b>RLA [m]</b> Description	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
	The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
<b>RR [m]</b> Description	Rotate Data Memory right The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i $\leftarrow$ [m].(i+1); (i=0~6)
Description Operation	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i $\leftarrow$ [m].(i+1); (i=0~6) [m].7 $\leftarrow$ [m].0
Description Operation Affected flag(s)	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$ None
Description Operation Affected flag(s) <b>RRA [m]</b>	<ul> <li>The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.</li> <li>[m].i ← [m].(i+1); (i=0~6)</li> <li>[m].7 ← [m].0</li> <li>None</li> <li>Rotate Data Memory right with result in ACC</li> <li>Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.</li> <li>The rotated result is stored in the Accumulator and the contents of the Data Memory remain</li> </ul>
Description Operation Affected flag(s) <b>RRA [m]</b> Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i $\leftarrow$ [m].(i+1); (i=0~6) [m].7 $\leftarrow$ [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.i $\leftarrow$ [m].(i+1); (i=0~6)
Description Operation Affected flag(s) <b>RRA [m]</b> Description Operation	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i $\leftarrow$ [m].(i+1); (i=0~6) [m].7 $\leftarrow$ [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ [m].0
Description Operation Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s)	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i $\leftarrow$ [m].(i+1); (i=0-6) [m].7 $\leftarrow$ [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.i $\leftarrow$ [m].(i+1); (i=0-6) ACC.7 $\leftarrow$ [m].0 None
Description Operation Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s) <b>RRC [m]</b>	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. [m].i $\leftarrow$ [m].(i+1); (i=0~6) [m].7 $\leftarrow$ [m].0 None Rotate Data Memory right with result in ACC Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ [m].0 None Rotate Data Memory right through Carry The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0



RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ C
Affected flag(s)	$C \leftarrow [m].0$ C
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBC A, x	Subtract immediate data from ACC with Carry
Description	The immediate data and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] - 1 Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None



<b>SET [m]</b> Description Operation Affected flag(s)	Set Data Memory Each bit of the specified Data Memory is set to 1. [m] ← FFH None
Anteicu hag(s)	
<b>SET [m].i</b> Description Operation	Set bit of Data Memory Bit i of the specified Data Memory is set to 1. [m].i $\leftarrow 1$
Affected flag(s)	None
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] + 1 Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if Data Memory is not 0
Description	If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SNZ [m]	Skip if Data Memory is not 0
Description	If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m]≠ 0
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ



SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



TABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer pair (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
ITABRD [m]	Increment table pointer low byte first and read table to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	$[m] \leftarrow program code (low byte)$
	$TBLH \leftarrow program \ code \ (high \ byte)$
Affected flag(s)	None
ITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	$TBLH \leftarrow program code (high byte)$
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Ζ
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Ζ



## **Extended Instruction Definition**

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m]	Add Data Memory to ACC with Carry The contents of the specified Data Memory, Accumulator and the carry flag are added.
Description	The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LAND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LCLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
LCLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$ .i $\leftarrow 0$
Affected flag(s)	None



LCPL [m] Description	Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation Affected flag(s)	$[m] \leftarrow [m]$ Z
LCPLA [m] Description	Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation Affected flag(s)	$ACC \leftarrow [m]$ Z
LDAA [m] Description	Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
<b>LDEC [m]</b> Description Operation Affected flag(s)	Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z
<b>LDECA [m]</b> Description Operation Affected flag(s)	Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow$ [m] – 1 Z
<b>LINC [m]</b> Description Operation Affected flag(s)	Increment Data Memory Data in the specified Data Memory is incremented by 1. [m] ← [m] + 1 Z
<b>LINCA [m]</b> Description Operation Affected flag(s)	Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] + 1$ Z



<b>LMOV A,[m]</b> Description Operation Affected flag(s)	Move Data Memory to ACC The contents of the specified Data Memory are copied to the Accumulator. ACC $\leftarrow$ [m] None
<b>LMOV [m],A</b> Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None
LOR A,[m] Description	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation Affected flag(s)	$ACC \leftarrow ACC "OR" [m]$ Z
LORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z
LRL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
LRLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
LRLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C C



LRR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
LRRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i=0~6) ACC.7 ← [m].0
Affected flag(s)	None
LRRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$\begin{array}{l} [m].i \leftarrow [m].(i+1); \ (i=0\sim6) \\ [m].7 \leftarrow C \\ C \leftarrow [m].0 \end{array}$
Affected flag(s)	С
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C
LSBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ



LSDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] − 1 Skip if [m]=0
Affected flag(s)	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
LSET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
LSET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None
LSIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while
	the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	
Operation Affected flag(s)	proceeds with the following instruction. $[m] \leftarrow [m] + 1$
	proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None
Affected flag(s)	proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not
Affected flag(s) LSIZA [m] Description	proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$
Affected flag(s) LSIZA [m] Description Operation Affected flag(s)	proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0 None
Affected flag(s) <b>LSIZA [m]</b> Description Operation	proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0
Affected flag(s) LSIZA [m] Description Operation Affected flag(s) LSNZ [m].i	proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if [m]=0 None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0 None Skip if Data Memory is not 0 If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle



LSNZ [m]	Skip if Data Memory is not 0
Description	If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
LSUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
LSZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
LSZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None



LSZ [m].i	Skip if bit i of Data Memory is 0			
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.			
Operation	Skip if [m].i=0			
Affected flag(s)	None			
LTABRD [m]	Read table (current page) to TBLH and Data Memory			
Description	The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.			
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)			
Affected flag(s)	None			
LTABRDL [m]	Read table (last page) to TBLH and Data Memory			
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.			
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)			
Affected flag(s)	None			
LITABRD [m]	Increment table pointer low byte first and read table to TBLH and Data Memory			
Description	Increment table pointer low byte, TBLP, first and then the program code addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.			
Operation	[m] ← program code (low byte)			
	TBLH ← program code (high byte)			
Affected flag(s)	None			
LITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory			
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.			
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)			
Affected flag(s)	None			
LXOR A,[m]	Logical XOR Data Memory to ACC			
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.			
Operation	$ACC \leftarrow ACC "XOR" [m]$			
Affected flag(s)	Ζ			
LXORM A,[m]	Logical XOR ACC to Data Memory			
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.			
Operation	[m] ← ACC "XOR" [m]			
Affected flag(s)	Z			



## Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information



## 48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
A	—	0.354 BSC	_	
В	—	0.276 BSC	—	
С	—	0.354 BSC	_	
D	_	0.276 BSC	_	
E	_	0.020 BSC	_	
F	0.007	0.009	0.011	
G	0.053	0.055	0.057	
Н	—	—	0.063	
I	0.002	—	0.006	
J	0.018	0.024	0.030	
K	0.004		0.008	
α	0°	_	7°	

Symbol	Dimensions in mm			
	Min.	Nom.	Max.	
A	_	9.000 BSC	—	
В	_	7.000 BSC	—	
С	—	9.000 BSC	—	
D	_	7.000 BSC	—	
E	—	0.500 BSC	—	
F	0.170	0.220	0.270	
G	1.350	1.400	1.450	
Н	—	—	1.600	
I	0.050	_	0.150	
J	0.450	0.600	0.750	
K	0.090	_	0.200	
α	0°	_	7°	



Copyright<sup>®</sup> 2019 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.