

# 24-bit Delta Sigma A/D Flash MCU Integrated LCD Driver & 2 Touch Keys

BH67F5235

Revision: V1.10 Date: November 04, 2019

www.holtek.com



# **Table of Contents**

Features	6
CPU Features	6
Peripheral Features	6
Applications	7
General Description	
Block Diagram	
Pin Assignment	
Pin Description	
Absolute Maximum Ratings	
D.C. Characteristics	
Operating Voltage Characteristics	
Standby Current Characteristics	
Operating Current Characteristics	
A.C. Characteristics	
High Speed Internal Oscillator – HIRC – Frequency Accuracy	
Low Speed Internal Oscillator – LIRC – Characteristics	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	13
Memory Characteristics	13
LVR Electrical Characteristics	
24-bit Delta Sigma A/D Converter Electrical Characteristics	14
Effective Number of Bits (ENOB)	
LCD Electrical Characteristics	16
Power-on Reset Characteristics	17
System Architecture	17
Clocking and Pipelining	
Program Counter	18
Stack	19
Arithmetic and Logic Unit – ALU	19
Flash Program Memory	20
Structure	20
Special Vectors	20
Look-up Table	
Table Program Example	
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	23
Data Memory	
Structure	23



General Purpose Data Memory	24
Special Purpose Data Memory	24
Special Function Register Description	26
Indirect Addressing Registers – IAR0, IAR1	
Memory Pointers – MP0, MP1	26
Bank Pointer – BP	27
Accumulator – ACC	27
Program Counter Low Register – PCL	
Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	28
Emulated EEPROM Data Memory	29
Emulated EEPROM Data Memory Structure	29
Emulated EEPROM Registers	30
Erasing the Emulated EEPROM	
Writing Data to the Emulated EEPROM	
Reading Data from the Emulated EEPROM	33
Programming Considerations	33
Oscillators	35
Oscillator Overview	35
System Clock Configurations	35
Internal High Speed RC Oscillator – HIRC	36
Internal 32kHz Oscillator – LIRC	36
Operating Modes and System Clocks	36
System Clocks	36
System Operation Modes	37
Control Registers	38
Operating Mode Switching	40
Standby Current Considerations	
Wake-up	44
Watchdog Timer	45
Watchdog Timer Clock Source	45
Watchdog Timer Control Register	45
Reset and Initialisation	47
Reset Functions	47
Reset Initial Conditions	50
Input/Output Ports	53
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	
I/O Port Source Current Selection	
Pin-shared Functions	
I/O Pin Structures	
Programming Considerations	

3



k Source       57         rupts       57         rnal Pins       57         ming Considerations       58         Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	Timer Modules – TM57			
k Source       57         rupts       57         rnal Pins       57         ming Considerations       58         Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	Introduction 57		Introduction	57
rupts       57         rnal Pins       57         ming Considerations       58         Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	IIII oddetion		TM Operation	57
rnal Pins       57         ming Considerations       58         Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	TM Operation		TM Clock Source	57
Imming Considerations       58         Type TM – CTM       59         t TM Operation       60         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76			TM Interrupts	57
Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	TM Operation57		TM External Pins	57
t TM Operation	TM Operation		Programming Considerations	58
t TM Operation	TM Operation	Col	mpact Type TM - CTM	59
t Type TM Operating Modes 63 <b>Digital Converter</b> 69  verter Overview 69  Power Supply 70  verter Data Rate Definition 71  verter Register Description 71  verter Operation 76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58		· · · · · · · · · · · · · · · · · · ·	
Digital Converter         69           verter Overview         69           Power Supply         70           verter Data Rate Definition         71           verter Register Description         71           verter Operation         76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57		Compact Type TM Register Description	60
verter Overview         69           Power Supply         70           verter Data Rate Definition         71           verter Register Description         71           verter Operation         76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59		Compact Type TM Operating Modes	63
verter Overview         69           Power Supply         70           verter Data Rate Definition         71           verter Register Description         71           verter Operation         76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59	Ana	alog to Digital Converter	69
verter Data Rate Definition	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63			
verter Data Rate Definition	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60		Internal Power Supply	70
verter Register Description71 verter Operation	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69		• • •	
verter Operation	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70			
y of A/D Conversion Steps77	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71		·	
	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70		Summary of A/D Conversion Steps	77
ming Considerations77	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76			
verter Transfer Function78	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71		A/D Converter Transfer Function	78
verted Data79	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77		A/D Converted Data	79
1.15.4.17.11	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77		A/D Converted Data to Voltage	79
verted Data to Voltage/9	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Operation       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converter Transfer Function       78		Temperature Sensor	79
-	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Operation       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converter Transfer Function       78         A/D Converted Data       79	LC	D Driver	81
sture Sensor79	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Operation       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converter Transfer Function       78         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79			
ture Sensor	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81			
181	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Operation       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converter Transfer Function       78         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79		LCD Register	82
### Sensor	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81		LCD Internal Charge Pump	83
Ser       81         play Data Memory       81         ck Source       82         gister       82	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Clock Source       82         LCD Register       82			
### Sensor	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Clock Source       82		LCD Reset Status	84
### ##################################	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Clock Source       82         LCD Internal Charge Pump       83		LCD Driver Output	85
ature Sensor       79         Pr       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Clock Source       82         LCD Register       82         LCD Internal Charge Pump       83         LCD Voltage Source and Biasing       84		Programming Considerations	88
ature Sensor       79         Sr       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Clock Source       82         LCD Register       82         LCD Voltage Source and Biasing       84         LCD Reset Status       84	Τοι	uch Kev Function	89
ature Sensor       79         Pr       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         sming Considerations       88	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Operation       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Register       82         LCD Register       82         LCD Register       82         LCD Uniternal Charge Pump       83         LCD Driver Output       85         Programming C			
ature Sensor       79         Fr.       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         uming Considerations       88         y Function       89	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       59         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Poperation       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerationss       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Clock Source       82         LCD Internal Charge Pump       82         LCD Voltage Source and Biasing       84         LCD Programming Considerations       88		•	
ature Sensor       79         Ser       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         sming Considerations       88         by Function       89         ey Structure       89	TM Operation         57           TM Clock Source         57           TM Interrupts         57           TM External Pins         57           Programming Considerations         58           Compact Type TM - CTM         59           Compact Type TM Register Description         60           Compact Type TM Operating Modes         63           Analog to Digital Converter         69           A/D Converter Overview         69           Internal Power Supply         70           A/D Converter Data Rate Definition         71           A/D Converter Description         71           A/D Converter Operation         76           Summary of A/D Conversion Steps         77           Programming Considerations         77           A/D Converted Data         79           A/D Converted Data         79           A/D Converted Data to Voltage         79           Temperature Sensor         79           LCD Driver         81           LCD Display Data Memory         81           LCD Clock Source         82           LCD Internal Charge Pump         83           LCD Reset Status         84           LCD Driver Output         85		· ·	
ature Sensor       79         Sr       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         uming Considerations       88         y Function       89         ey Structure       89         ey Register Definition       89	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       59         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Poperation       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerationss       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Clock Source       82         LCD Internal Charge Pump       82         LCD Voltage Source and Biasing       84         LCD Programming Considerations       88		Touch Key Interrupt	94
ature Sensor       79         ar       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         uming Considerations       88         y Function       89         ey Structure       89         ey Register Definition       89         ey Operation       93	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data to Voltage       79         A/D Converted Data       79         A/D Converted Data       79         LCD Driver       81         LCD Driver       82         LCD Driver       82         LCD Driver       82         LCD Unternal Charge Pump       83         LCD Voltage Source and Biasing       84         LCD Driver Output       85         Programming Considerations       86			
ature Sensor       79         Ser       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         sming Considerations       88         y Function       89         ey Structure       89         ey Register Definition       89         ey Operation       93         ey Interrupt       94	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         AD Converter Overview       69         Internal Power Supply       70         AD Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data to Voltage       79         A/D Converted Data to Voltage       79         A/D Converted Data to Voltage       79         LCD Driver       81         LCD Display Data Memory       81         LCD Register       82         LCD Internal Charge Pump       83         LCD Reset Status       84         LCD Driver Output       85         Programming Considerations       85         Touch Key Function       89	Inte	errupts	95
Atture Sensor       79         Pr       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         iming Considerations       88         y Function       89         ey Structure       89         ey Register Definition       89         ey Operation       93         ey Interrupt       94         uming Considerations       94	TM Operation         57           TM Clock Source         57           TM Interrupts         57           TM External Pins         57           TM External Pins         57           Programming Considerations         58           Compact Type TM - CTM         59           Compact Type TM Operating Modes         69           Compact Type TM Operating Modes         63           Analog to Digital Converter         69           A/D Converter Overview         69           Internal Power Supply         70           A/D Converter Overview         71           A/D Converter Register Description         71           A/D Converter Operation         71           A/D Converter Operation         76           Summary of A/D Conversion Steps         77           Programming Considerations         77           A/D Converter Transfer Function         78           A/D Converted Data         79           A/D Converted Data to Voltage         79           Temperature Sensor.         79           LCD Display Data Memory.         81           LCD Display Data Memory.         82           LCD Register.         82           LCD Reset Status		•	
sture Sensor       79         Pr       81         play Data Memory       81         ck Source       82         gister       82         grnal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         sming Considerations       88         y Function       89         ey Structure       89         ey Register Definition       89         ey Operation       93         ey Interrupt       94         uming Considerations       94         sming Considerations       94	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Operation       60         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Clock Source       82         LCD Internal Charge Pump       83         LCD Voltage Source and Biasing       84         LCD Priver Output			
sture Sensor       79         Str       81         play Data Memory       81         ck Source       82         gister       82         grnal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         iming Considerations       88         y Function       89         ey Register Definition       89         ey Operation       93         ey Interrupt       94         aming Considerations       94         Registers       95	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Operation       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Operation       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Display Data Memory       82         LCD Internal Charge Pump       83         LCD Driver Output       85         Programming Considerations       86			
str.       81         play Data Memory       81         ck Source       82         gister       82         ernal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         iming Considerations       88         y Function       89         ey Structure       89         ey Register Definition       89         ey Operation       93         ey Interrupt       94         aming Considerations       94         Segisters       95         Operation       97	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Operation       60         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Display Data Memory       81         LCD Clock Source       82         LCD Internal Charge Pump       83         LCD Voltage Source and Biasing       84         LCD Priver Output		•	
str.       81         play Data Memory       81         ck Source       82         gister       82         grnal Charge Pump       83         tage Source and Biasing       84         set Status       84         ver Output       85         ming Considerations       88         by Function       89         ey Structure       89         ey Register Definition       89         ey Operation       93         ey Interrupt       94         Iming Considerations       94         Registers       95         Operation       97         Interrupts       98	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Operation       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         Alor Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71         A/D Converter Register Description       71         A/D Converter Operation       76         Summary of A/D Conversion Steps       77         Programming Considerations       77         A/D Converted Data to Voltage       79         A/D Converted Data to Voltage       79         Temperature Sensor       79         LCD Driver       81         LCD Driver Output Description       82         LCD Register       82         LCD Internal Charge Pump       83         LCD Driver Output       85         Programming Considerations       86         Touch Key Function       <		Multi-function Interrupt	
	TM Operation       5         TM Clock Source       5         TM Interrupts       5         TM External Pins       5         Programming Considerations       5         Compact Type TM - CTM       5         Compact TM Operation       5         Compact Type TM Register Description       6         Compact Type TM Operating Modes       6         Analog to Digital Converter       6         A/D Converter Overview       6         Internal Power Supply       7         A/D Converter Data Rate Definition       7         A/D Converter Register Description       7         A/D Converter Operation       7         Summary of A/D Conversion Steps       7         Programming Considerations       7	LC	A/D Converted Data to Voltage  Temperature Sensor.  D Driver  LCD Display Data Memory.  LCD Clock Source.  LCD Register.  LCD Internal Charge Pump.	
	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71         A/D Converter Register Description       71			
y of A/D Conversion Steps77	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71		•	
·	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM – CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70         A/D Converter Data Rate Definition       71		·	
verter Operation	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69         Internal Power Supply       70			
verter Register Description71 verter Operation	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69         A/D Converter Overview       69		• • •	
verter Data Rate Definition	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63         Analog to Digital Converter       69			
Power Supply         70           verter Data Rate Definition         71           verter Register Description         71           verter Operation         76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59         Compact Type TM Register Description       60         Compact Type TM Operating Modes       63			
verter Overview         69           Power Supply         70           verter Data Rate Definition         71           verter Register Description         71           verter Operation         76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact Type TM Register Description       60	Ana	alog to Digital Converter	69
Digital Converter         69           verter Overview         69           Power Supply         70           verter Data Rate Definition         71           verter Register Description         71           verter Operation         76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59         Compact TM Operation       59			
t Type TM Operating Modes 63 <b>Digital Converter</b> 69  verter Overview 69  Power Supply 70  verter Data Rate Definition 71  verter Register Description 71  verter Operation 76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58         Compact Type TM - CTM       59		·	
t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57         Programming Considerations       58		· · · · · · · · · · · · · · · · · · ·	
t TM Operation	TM Operation       57         TM Clock Source       57         TM Interrupts       57         TM External Pins       57			
Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	TM Operation			
Imming Considerations       58         Type TM – CTM       59         t TM Operation       60         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	TM Operation		·	
rnal Pins       57         ming Considerations       58         Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	TM Operation57			
rupts       57         rnal Pins       57         ming Considerations       58         Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76			•	
k Source       57         rupts       57         rnal Pins       57         ming Considerations       58         Type TM – CTM       59         t TM Operation       59         t Type TM Register Description       60         t Type TM Operating Modes       63         Digital Converter       69         verter Overview       69         Power Supply       70         verter Data Rate Definition       71         verter Register Description       71         verter Operation       76	Introduction 57			

# BH67F5235 24-bit Delta Sigma A/D Flash MCU Integrated LCD Driver & 2 Touch Keys



Time Base Interrupts	99
Timer Module Interrupts	101
Touch Key Module Interrupt	101
Interrupt Wake-up Function	102
Programming Considerations	102
Application Circuits	103
Instruction Set	104
Introduction	104
Instruction Timing	104
Moving and Transferring Data	104
Arithmetic Operations	104
Logical and Rotate Operation	105
Branches and Control Transfer	105
Bit Operations	105
Table Read Operations	105
Other Operations	105
Instruction Set Summary	106
Table Conventions	
Instruction Definition	108
Package Information	117
24-pin SSOP (150mil) Outline Dimensions	118
28-pin SSOP (150mil) Outline Dimensions	119
SAW Type 32-pin QFN (4mm×4mm×0.75mm) Outline Dimensions	120



# **Features**

#### **CPU Features**

- · Operating voltage
  - $f_{SYS} = 8MHz: 2.2V \sim 5.5V$
- Up to  $0.5\mu s$  instruction cycle with 8MHz system clock at  $V_{DD}$ =5V
- Power down and wake-up functions to reduce power consumption
- · Oscillator types
  - Internal High Speed 8MHz RC HIRC
  - Internal Low Speed 32kHz RC LIRC
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- 4-level subroutine nesting
- · Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 3K×16
- RAM Data Memory: 192×8
- Emulated EEPROM Memory: 32×16
- · Watchdog Timer function
- Up to 5 bidirectional I/O lines
- Programmable I/O source current for LED applications
- Two external interrupt lines shared with I/O pins
- One Timer Module for time measurement, compare match output or PWM output function
- Dual Time-Base functions for generation of fixed time interrupt signals
- · Low voltage reset function
- 1 differential or 2 single-end channel 24-bit resolution Delta Sigma A/D converter
- LCD driver function
  - SEGs×COMs: 16×4
  - Duty type: 1/4 duty
  - Bias level: 1/3 bias
  - Bias type: R type
  - Waveform type: type A or type B
- 2 touch key functions fully integrated without requiring external components
- Package types: 24/28-pin SSOP, 32-pin QFN

Rev. 1.10 6 November 04, 2019



# **Applications**

- · Kitchen Scales
- Other Measuring Products

# **General Description**


The BH67F5235 is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller which includes a multi-channel 24-bit Delta Sigma A/D converter, designed for applications that interface directly to analog signals and which require a low noise and high accuracy analog-to-digital converter. Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of Emulated EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 24-bit Delta Sigma A/D Converter with both single and differential inputs. The LCD driver and touch key functions are fully integrated completely eliminating the need for external components. Multiple and extremely flexible Timer Module provides timing, pulse generation and PWM generation functions. Protective features such as an internal Watchdog Timer and Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of internal low and high oscillator functions are provided including two fully integrated system oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the device will find excellent use in applications such as weight scales or many other measuring products.


# **Block Diagram**



Rev. 1.10 7 November 04, 2019



# **Pin Assignment**



Note: 1.The desired pin-shared function is determined by the corresponding pin-shared control bits.

- 2. For the less pin count package types there will be unbounded pins which should be properly configured to avoid unwanted power consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.
- 3. The OCDSDA and OCDSCK pins are the OCDS dedicated pins and only available for the EV chip with the part number BH67V5235.

Rev. 1.10 8 November 04, 2019



# **Pin Description**

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	ОРТ	I/T	O/T	Description
	PA0	PAWU PAPU PAS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/INT1/CTP/ ICPDA/OCDSDA	INT1	PAS INTEG INTC0	ST	_	External interrupt input
	CTP	PAS	_	CMOS	CTM output
	ICPDA	_	ST	CMOS	ICP Data/Address pin
	OCDSDA	_	ST	CMOS	OCDS Data/Address pin, for EV chip only.
PA1/CTPB/KEY1	PA1	PAWU PAPU PAS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	СТРВ	PAS		CMOS	CTM inverting output
	KEY1	PAS	AN	_	Touch key input
	PA2	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/INT0/ICPCK/ OCDSCK	INT0	INTEG INTC0	ST	_	External interrupt input
	ICPCK	_	ST	_	ICP Clock pin
	OCDSCK	_	ST	_	OCDS Clock pin, for EV chip only.
PA3/CTCK/KEY2	PA3	PAWU PAPU PAS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	CTCK	PAS	ST	_	CTM input
	KEY2	PAS	AN	_	Touch key input
PA4	PA4	PAWU PAPU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	VOREG		_	PWR	LDO output pin
VOREG/VREFP	VOREG	_	PWR	_	Positive power supply for ADC, PGA
	VREFP	_	AN	_	External positive reference input of ADC
AN0~AN1	AN0~AN1	_	AN	_	A/D converter external channel
VDD/VIN	VDD	_	PWR	_	Positive power supply
VDD/VIIN	VIN	_	PWR	_	LDO input pin
Veelaveel	AVSS	_	PWR	_	Negative power supply for ADC, PGA
VSS/AVSS/ VREFN	VSS	_	PWR	_	Negative power supply
	VREFN	_	AN	_	External negative reference input of ADC
COM0~COM3	COM		_	AN	LCD Common output
SEG0~SEG15	SEG	_	_	AN	LCD Segment output
PLCD	PLCD		PWR	AN	LCD power supply

Legend: I/T: Input type; O/T: Output type;

OPT: Optional by register option;

PWR: Power; AN: Analog signal; ST: Schmitt Trigger input; CMOS: CMOS output.

Rev. 1.10 9 November 04, 2019



# **Absolute Maximum Ratings**

Supply Voltage	V <sub>SS</sub> -0.3V to 6.0V
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Storage Temperature	50°C to 125°C
Operating Temperature	40°C to 85°C
I <sub>OL</sub> Total	80mA
I <sub>OH</sub> Total	80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# **D.C. Characteristics**

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

# **Operating Voltage Characteristics**

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
.,	Operating Voltage – HIRC	f <sub>SYS</sub> =8MHz	2.2	_	5.5	V
V <sub>DD</sub>	Operating Voltage – LIRC	f <sub>SYS</sub> =32kHz	2.2	_	5.5	V

#### **Standby Current Characteristics**

Ta=-40°C~85°C, unless otherwise specified

Comple al	Otavadlav Manda		Test Conditions	Min	T	Mari	Max.	Unit
Symbol	Standby Mode	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	@85°C	Unit
		2.2V		_	0.2	0.6	0.7	
SLEEP Mode	CLEED Mada	3V	WDT off	_	0.2	0.8	1.0	μA
		5V		_	0.5	1.0	1.2	
	SLEEP Wode	2.2V		_	1.2	2.4	2.9	
		3V	WDT on	_	1.5	3.0	3.6	μA
		5V		_	3.0	5.0	6.0	
I <sub>STB</sub>		2.2V		_	2.4	4.0	4.8	
	IDLE0 Mode – LIRC	3V	f <sub>SUB</sub> on	_	3.0	5.0	6.0	μA
		5V		_	5	10	12	
		2.2V		_	288	400	480	
	IDLE1 Mode – HIRC	3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =8MHz	_	360	500	600	μΑ
		5V		_	600	800	960	

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

Rev. 1.10 10 November 04, 2019



# **Operating Current Characteristics**

Ta=-40°C~85°C

Symbol	Operating Mode		Test Conditions	Min.	Tvn	Max.	Unit
Cymbol		<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIAX.	Oilit
	SLOW Mode – LIRC	2.2V		_	8	16	
		3V	f <sub>sys</sub> =32kHz	_	10	20	μA
		5V		_	30	50	
I <sub>DD</sub>		2.2V		_	0.6	1.0	
	FAST Mode – HIRC	Mode – HIRC 3V f <sub>SYS</sub> =8MHz	f <sub>SYS</sub> =8MHz	_	0.8	1.2	mA
		5V		_	1.6	2.4	

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

# A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

# High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Symbol	Parameter	Tes	t Conditions	Min.	Тур.	Max.	Unit
		<b>V</b> <sub>DD</sub>	Temp.	IVIIII.	тур.	wax.	Unit
		3V/5V	25°C	-1%	8	+1%	
_	ONALIT Writer Trimmed LIDC Fraguency		-40°C~85°C	-2%	8	+2%	NAL 1-
f <sub>HIRC</sub>	8MHz Writer Trimmed HIRC Frequency	2.2V~	25°C	-2.5%	8	+2.5%	MHz
		5.5V	-40°C~85°C	-3%	8	+3%	

Note: 1. The 3V/5V values for  $V_{DD}$  are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

2. The row below the 3V/5V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.2V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.


# Low Speed Internal Oscillator - LIRC - Characteristics

Symbol	Parameter	Te	est Conditions	Min.	Tyrn	Max.	Unit	
Symbol		<b>V</b> <sub>DD</sub>	Temp.	IVIIII.	Тур.	IVIAX.	Ullit	
f	LIRC Frequency	2.2V~5.5V	25°C	-5%	32	+5%	kHz	
flirc	LING Frequency	2.20~5.50	2.2V~3.3V	-40°C~85°C	-10%	32	+10%	KIIZ
t <sub>START</sub>	LIRC Start up Time	_	-40°C~85°C	_	_	100	μs	

Rev. 1.10 11 November 04, 2019



# **Operating Frequency Characteristic Curves**



# **System Start Up Time Characteristics**

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Tim	Max.	Unit
Symbol	Faranietei	$V_{DD}$	Conditions	IVIIII.	Тур.	Wax.	Ullit
	System Start-up Time	_	fsys=f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	16	_	t <sub>HIRC</sub>
	Wake-up from condition where f <sub>SYS</sub> is off	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>LIRC</sub>
t <sub>ssт</sub>	System Start-up Time Wake-up from condition where f <sub>SYS</sub> is on		f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	2	_	t <sub>H</sub>
			f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>SUB</sub>
	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode		$f_{\text{HIRC}}$ switches from off $\rightarrow$ on	_	16	_	t <sub>HIRC</sub>
	System Reset Delay Time Reset source from Power-on reset or LVR hardware reset	_	RR <sub>POR</sub> =5V/ms	42	48	54	ms
t <sub>RSTD</sub>	System Reset Delay Time LVRC/WDTC/RSTC software reset	_	_				
	System Reset Delay Time Reset source from WDT overflow		_	14	16	18	ms
t <sub>SRESET</sub>	Minimum Software Reset Width to Reset	_		45	90	120	μs

- Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.
  - 2. The time units, shown by the symbols  $t_{HIRC}$  etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC}$ =1/ $f_{HIRC}$ ,  $t_{SYS}$ =1/ $f_{SYS}$  etc.
  - 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.
  - 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Rev. 1.10 12 November 04, 2019



# Input/Output Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIAX.	Ullit
VIL	Input Low Voltage for I/O Ports	5V	_	0	_	1.5	V
VIL	input Low Voltage for 1/O Forts		_	0	_	0.2V <sub>DD</sub>	v
VIH	Input High Voltage for I/O Ports	5V	_	3.5		5.0	v
VIH	Imput riigir voitage ioi i/O Poits		_	0.8V <sub>DD</sub>	_	V <sub>DD</sub>	
IoL	Sink Current for I/O Pins		Voi =0.1Vpp	16	32	_	mA
IOL	Onk Guitent for 1/O 1 mg	5V	VOL-O. I V DD	32	65	_	ША
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-0.7	-1.5	_	mA
		5V	SLEDC[m+1, m]=00B (m=0, 2)	-1.5	-2.9	_	mA
		3V	$V_{OH}=0.9V_{DD}$	-1.3	-2.5	_	mA
I <sub>OH</sub>		5V	SLEDC[m+1, m]=01B (m=0, 2)	-2.5	-5.1	_	mA
IOH	Source Current for I/O Pins	3V	V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-1.8	-3.6	_	mA
		5V	SLEDC[m+1, m]=10B (m=0, 2)	-3.6	-7.3	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-4	-8	_	mA
		5V	SLEDC[m+1, m]=11B (m=0, 2)	-8	-16	_	mA
R <sub>PH</sub>	Pull-high Resistance for I/O Ports (Note)	3V	_	20	60	100	kΩ
I TOPH	Pull-High Resistance for 1/O Ports (****)	5V	_	10	30	50	KΩ
ILEAK	Input Lookaga Current	3V	VIN=VDD OF VIN=Vss	_	_	±1	
ILEAK	Input Leakage Current		VIN-VDD OI VIN-VSS	_	_	±1	μA
t <sub>TCK</sub>	CTM TCK Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t <sub>INT</sub>	External Interrupt Minimum Pulse Width	_	_	10	_	_	μs

Note: The  $R_{PH}$  internal pull high resistance value is calculated by connecting to ground and enabling input pin with pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the  $R_{PH}$  value.

# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specified

Cumbal	Parameter		Test Conditions	Min.	Trem	Max.	Unit
Symbol	raianietei		Conditions	WIIII.	Тур.	wax.	Unit
Flash Pr	ogram/Emulated EEPROM Memory						
	Erase/Write Time – Flash Program Memory		Ta=25°C	_	2	3	ms
			EWRTS[1:0]=00B	_	2	3	
t <sub>EWR</sub> Erase/Write Time – Emu	Erase/Write Time – Emulated EEPROM		EWRTS[1:0]=01B	_	4	6	ms
	Memory	_	EWRTS[1:0]=10B	_	8	12	1115
			EWRTS[1:0]=11B	_	16	24	
E <sub>P</sub>	Cell Endurance	_	_	10K	_	_	E/W
t <sub>RETD</sub>	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Da	RAM Data Memory						
$V_{DD}$	Operating Voltage for Read/Write		_	$V_{\text{DDmin}}$	_	$V_{\text{DDmax}}$	V
$V_{DR}$	RAM Data Retention Voltage		Device in SLEEP Mode	1.0	_		V

Note: The Emulated EEPROM erase/write operation can only be executed when the  $f_{SYS}$  clock frequency is equal to or greater than 2MHz.

Rev. 1.10 13 November 04, 2019



# **LVR Electrical Characteristics**

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	WIII.	Typ.	IVIAA.	Ollit
V <sub>LVR</sub>	Low Voltage Reset Voltage	_	LVR enable	-5%	2.1	+5%	V
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset		_	120	240	480	μs
		3V	IV/D anable V/DCEN=0	_	_	18	μΑ
ļ.	Operating Current	5V	LVR enable, VBGEN=0	_	20	25	μA
ILVRBG	Operating Current	3V	IV/D areable V/DCEN-4	_	_	150	μA
		5V	LVR enable, VBGEN=1	_	180	200	μA
I <sub>LVR</sub>	Additional Current for LVR Enable	_	VBGEN=0	_	_	24	μΑ

# 24-bit Delta Sigma A/D Converter Electrical Characteristics

 $V_{\text{DD}}\text{=}V_{\text{IN}}\text{, }\text{Ta=25}^{\circ}\text{C, LDO test conditions: MCU enters SLEEP mode, other functions disabled}$ 

0hl	B	Test Conditions					Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
V <sub>IN</sub>	LDO Input Voltage	_	_	2.6	_	5.5	V
IQ	LDO Quiescent Current	_	LDOVS[1:0]=00B, V <sub>IN</sub> =3.6V, No load	_	400	520	μA
Vout_LDO Utput Voltage			LDOVS[1:0]=00B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =0.1mA		2.4		
	I DO Output Valtaga		LDOVS[1:0]=01B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =0.1mA	- 5%	2.6	+ 5%	V
	_	LDOVS[1:0]=10B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =0.1mA	- 5%	2.9	+ 5%		
			LDOVS[1:0]=11B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =0.1mA		3.3		
$\Delta V_{LOAD}$	LDO Load Regulation <sup>(1)</sup>	_	LDOVS[1:0]=00B, V <sub>IN</sub> =V <sub>OUT_LDO</sub> +0.2V, 0mA≤I <sub>LOAD</sub> ≤10mA	_	0.105	0.210	%/ mA
			LDOVS[1:0]=00B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =10mA, ΔV <sub>OUT_LDO</sub> =2%	_	_	220	
,,	LDO Dropout Voltage(2)		LDOVS[1:0]=01B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =10mA, ΔV <sub>OUT_LDO</sub> =2%	_	_	200	mV
V DROP_LDO	LDO Dropout Voltage		LDOVS[1:0]=10B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =10mA, ΔV <sub>OUT_LDO</sub> =2%	_	_	180	IIIV
			LDOVS[1:0]=11B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =10mA, ΔV <sub>OUT_LDO</sub> =2%	_	_	160	
TC <sub>LDO</sub>	LDO Temperature Coefficient	_	Ta=-40°C~85°C, LDOVS[1:0]=00B, V <sub>IN</sub> =3.6V, I <sub>LOAD</sub> =100μA	_	200		ppm/ °C
۸)،			LDOVS[1:0]=00B, 2.6V≤V <sub>IN</sub> ≤5.5V, I <sub>LOAD</sub> =100µA	_		0.7	%/V
△V LINE_LDO	LDO Line Regulation		LDOVS[1:0]=00B, 2.6V≤V <sub>IN</sub> ≤3.6V, I <sub>LOAD</sub> =100µA	_	_	0.2	%/V

Rev. 1.10 14 November 04, 2019



Coursels al	Barrantan	Test Conditions		B.d.i.o.	<b>T</b>	Mari	I I so i 4
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
ADC & AI	DC Internal Reference Voltage (De	lta S	igma ADC)				
\/	Supply Voltage for ADC, PGA		LDOEN=0	2.4	_	3.3	V
V <sub>OREG</sub>	Supply voltage for ADC, FGA		LDOEN=1	2.4	_	3.3	V
I <sub>ADC</sub>	Additional Current for ADC Enable	_	_	-	400	550	μΑ
I <sub>ADSTB</sub>	Standby Current	_	MCU enters SLEEP mode, No load	_	_	1	μΑ
N <sub>R</sub>	Resolution	_	_	-	_	24	Bit
INL	Integral Nonlinearity	_	$V_{OREG}$ =3.3V, $V_{REF}$ =1.25V, $\Delta SI$ =±450mV, PGA gain=1	_	±50	±200	ppm
NFB	Noise Free Bits	_	PGA gain=128, Data rate=10Hz	_	15.4	_	Bit
ENOB	Effective Number of Bits	_	PGA gain=128, Data rate=10Hz	_	18.1	_	Bit
f <sub>ADCK</sub>	ADC Clock Frequency	_	_	40.0	409.6	440.0	kHz
r.	ADC Output Data Bata		f <sub>MCLK</sub> =4MHz, FLMS[2:0]=000B	4	_	521	Hz
f <sub>ADO</sub>	ADC Output Data Rate		f <sub>MCLK</sub> =4MHz, FLMS[2:0]=010B	10	_	1302	112
V <sub>REFP</sub>			_	V <sub>REFN</sub> +0.8	_	Voreg	
V <sub>REFN</sub>	External Reference Input Voltage	_	_	_	V <sub>REFP</sub>	V	V
V <sub>REF</sub>			V <sub>REF</sub> =(V <sub>REFP</sub> -V <sub>REFN</sub> )×VREFGN	0.80	_	1.75	
PGA							
V <sub>CM_PGA</sub>	Common Mode Voltage Range	_	_	0.4	_	V <sub>OREG</sub> -0.95	V
ΔDI	Differential Input Voltage Range	_	Gain=PGAGN×ADGN	-V <sub>REF</sub> /Gain	_	+V <sub>REF</sub> /Gain	V
Temperat	ure Sensor						
TC <sub>TS</sub>	Temperature Sensor Temperature Coefficient	_	Ta=-40°C~85°C	_	175	_	μV/ °C

- Note: 1. Load regulation is measured at a constant junction temperature, using pulse testing with a low ON time and is guaranteed up to the maximum power dissipation. Power dissipation is determined by the input/output differential voltage and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range. The maximum allowable power dissipation at any ambient temperature is  $P_D=(T_{J(MAX)}-T_a)/\theta_{JA}$ .
  - 2. Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at appointed  $V_{\rm IN}$ .

Rev. 1.10 15 November 04, 2019



# **Effective Number of Bits (ENOB)**

 $V_{OREG}$ =2.4V,  $V_{REF}$ =2.4V, FLMS[2:0]=000

Data Rate		PGA Gain										
(SPS)	1	2	4	8	16	32	64	128				
4	19.7	19.8	19.6	19.7	19.7	19.6	19.2	18.6				
8	19.4	19.3	19.3	19.3	19.3	19.1	18.7	18.1				
16	19.0	18.8	18.7	18.9	18.8	18.6	18.2	17.5				
33	18.4	18.3	18.3	18.3	18.3	18.1	17.7	17.0				
65	18.1	17.9	18.0	17.9	17.9	17.6	17.2	16.5				
130	17.6	17.4	17.4	17.4	17.3	17.1	16.6	15.9				
260	15.8	15.8	15.9	15.8	15.9	15.9	15.8	15.3				
521	14.1	14.0	14.0	14.1	14.1	14.0	14.1	14.4				

V<sub>OREG</sub>=2.4V, V<sub>REF</sub>=2.4V, FLMS[2:0]=010

Data Rate	PGA Gain										
(SPS)	1	2	4	8	16	32	64	128			
10	19.4	18.8	18.7	18.8	18.8	18.7	18.9	18.1			
20	19.0	18.3	18.3	18.3	18.3	18.2	17.9	17.3			
41	18.5	17.8	17.8	17.8	17.9	17.7	17.4	16.8			
81	18.2	18.2	18.1	18.2	18.1	17.8	17.2	16.4			
163	17.9	17.8	17.8	17.8	17.6	17.3	16.7	15.9			
326	17.4	17.2	17.2	17.2	17.1	16.8	16.2	15.4			
651	16.2	16.1	16.1	16.1	16.1	15.9	15.5	14.8			
1302	14.5	14.5	14.5	14.4	14.5	14.5	14.3	14.0			

# **LCD Electrical Characteristics**

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Tyrn	Max.	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIAX.	Unit
V <sub>IN</sub>	LCD Operating Voltage	_	Power supply from PLCD, LCDPR=0	3.0	_	5.5	٧
		No load, V <sub>A</sub> =PLCD=V <sub>DD</sub> , LCDPR=0, LCDIS[1:0]=00B	_	25	37.5	μΑ	
lico	Additional Current for LCD Enable	5V	No load, V <sub>A</sub> =PLCD=V <sub>DD</sub> , LCDPR=0, LCDIS[1:0]=01B	_	50	75	μΑ
(R type), LCD Clock=4kHz		No load, V <sub>A</sub> =PLCD=V <sub>DD</sub> , LCDPR=0, LCDIS[1:0]=10B	_	100	150	μΑ	
			No load, V <sub>A</sub> =PLCD=V <sub>DD</sub> , LCDPR=0, LCDIS[1:0]=11B	_	200	300	μΑ
LCDOL	LCD Common and Segment Sink		Voi =0.1Vpp	210	420	_	μΑ
ILCDOL	Current	5V	VOL-O.1 V DD	350	700	_	μΑ
Ісрон	LCD Common and Segment Source	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-80	-160	_	μΑ
ILCDOH	Current	5V	VOH-0.9 V DD	-180	-360	_	μΑ
		2.2V~ 5.5V	LCDPR=1, CPVS[1:0]=00B, LCDIS[1:0]=11B		3.3		
	LCD Dower comes from Charge Dump	2.2V~ 5.5V	, - , - , - , - , - , - , - , - , - , -	-10%	3.0	100/	V
V <sub>LCD</sub>	LCD Power comes from Charge Pump	2.2V~ 5.5V	, - , - ,		2.7	+10%	V
		2.7V~ 5.5V	LCDPR=1, CPVS[1:0]=11B, LCDIS[1:0]=11B		4.5		


Rev. 1.10 16 November 04, 2019



#### **Power-on Reset Characteristics**

Ta=-40°C~85°C

Cumbal	Povometov	Te	est Conditions	Min.	Tim	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIII.	Тур.	wax.	Unit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset		_	_	_	100	mV
RR <sub>POR</sub>	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset		_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset		_	1	_	_	ms



# **System Architecture**


A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

#### **Clocking and Pipelining**

The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

Rev. 1.10 17 November 04, 2019





**System Clocking and Pipelining** 

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter					
High Byte	Low Byte (PCL Register)				
PC11~PC8	PCL7~PCL0				

**Program Counter** 

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Rev. 1.10 18 November 04, 2019




#### **Stack**

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 4 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



# Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- · Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

Rev. 1.10 19 November 04, 2019




# **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### **Structure**

The Program Memory has a capacity of  $3K\times16$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be arranged in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

# **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Look-up Table


Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be configured by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL[m]" instructions respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

Rev. 1.10 20 November 04, 2019



The accompanying diagram illustrates the addressing data flow of the look-up table.



## **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "B00H" which refers to the start address of the last page within the 3K words Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "B06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### **Table Read Program Example**

```
tempreg1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
               ; initialise low table pointer - note that this address is referenced
mov a,06h
mov tblp,a
               ; to the last page or the page that thhp pointed
mov a,0Bh
               ; initialise high table pointer
mov tbhp,a
tabrd tempreg1 ; transfers value in table referenced by table pointer,
               ; data at program memory address "OBO6H" transferred to tempreg1 and TBLH
               ; reduce value of table pointer by one
dec tblp
tabrd tempreg2; transfers value in table referenced by table pointer,
                ; data at program memory address "OBO5H" transferred to tempreg2 and TBLH
                ; in this example the data "1AH" is transferred to tempreg1 and data "OFH" to
               ; register tempreg2
                ; the value "OOH" will be transferred to the high byte register TBLH
org 0B00h
               ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```



# In Circuit Programming - ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description		
ICPDA	PA0	Programming Serial Data/Address		
ICPCK	PA2	Programming Clock		
VDD	VDD	Power Supply		
VSS	VSS	Ground		

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user can take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

Rev. 1.10 22 November 04, 2019



#### On-Chip Debug Support - OCDS

There is an EV chip named BH67V5235 which is used to emulate the BH67F5235 device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	<b>EV Chip Pins</b>	Pin Description
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

#### **Structure**

Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.


The overall Data Memory is subdivided into three banks, which are Bank 0, Bank 1 and Bank 4 and implemented in 8-bit wide Memory. Switching between the different Data Memory banks is achieved by properly setting the Bank Pointer to the correct value. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH in Bank 0. The General Purpose Data Memory is in Bank 0 and Bank 1. The LCD Display Data Memory is located from 00H to 0FH in Bank 4.

Special Purpose Data Memory		neral Purpose ata Memory	LCD Display Data Memory	
Located Bank	Capacity Bank: Address		Bank: Address	
Bank 0	192×8	Bank 0: 80H~FFH Bank 1: 80H~BFH	Bank 4: 00H~0FH	

**Data Memory Summary** 

Rev. 1.10 23 November 04, 2019





# **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

# **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.10 24 November 04, 2019



	Bank 0		Bank 0
00H	IAR0	40H	
01H	MP0	41H	
02H	IAR1	42H	
03H	MP1	43H	
04H	BP	44H	
05H	ACC	45H	TKTMR
06H	PCL	46H	TKC0
07H	TBLP	47H	TKC1
H80	TBLH	48H	TK16DL
09H	TBHP	49H	TK16DH
0AH 0BH	STATUS	4AH 4BH	TKM0C0 TKM0C1
0CH		4BH 4CH	TKM016DL
0DH		4DH	TKM016DL TKM016DH
0EH		4EH	TKM0ROL
0FH	RSTFC	4FH	TKM0ROH
10H	SCC	50H	CTMC0
11H	HIRCC	51H	CTMC1
12H		52H	CTMDL
13H		53H	CTMDH
14H	PA	54H	CTMAL
15H	PAC	55H	CTMAH
16H	PAPU	56H	
17H	PAWU	57H	
18H	RSTC	58H	
19H	LVRC	59H	
1AH	VBGC	5AH	
1BH	MFI	5BH	
1CH		5CH	
1DH	MIDTO	5DH	
1EH	WDTC	5EH	
1FH	INTEG INTC0	5FH 60H	
20H 21H	INTC0	61H	
22H	INTO	62H	
23H		63H	
24H		64H	************
25H		65H	ADCS
26H		66H	ADCR0
27H		67H	ADCR1
28H		68H	PWRC
29H		2011	
2AH		69H	PGAC0
		6AH	PGAC0 PGAC1
2BH		6AH 6BH	PGAC0 PGAC1 PGACS
2BH 2CH	PSCR	6AH 6BH 6CH	PGAC0 PGAC1 PGACS ADRL
2BH 2CH 2DH	TB0C	6AH 6BH 6CH 6DH	PGAC0 PGAC1 PGACS ADRL ADRM
2BH 2CH 2DH 2EH	TB0C TB1C	6AH 6BH 6CH 6DH 6EH	PGAC0 PGAC1 PGACS ADRL
2BH 2CH 2DH 2EH 2FH	TB0C	6AH 6BH 6CH 6DH 6EH 6FH	PGAC0 PGAC1 PGACS ADRL ADRM
2BH 2CH 2DH 2EH 2FH 30H	TB0C TB1C	6AH 6BH 6CH 6DH 6EH 6FH 70H	PGAC0 PGAC1 PGACS ADRL ADRM
2BH 2CH 2DH 2EH 2FH 30H 31H	TB0C TB1C	6AH 6BH 6CH 6DH 6EH 70H 71H	PGAC0 PGAC1 PGACS ADRL ADRM
2BH 2CH 2DH 2EH 2FH 30H 31H 32H	TB0C TB1C	6AH 6BH 6CH 6DH 6EH 6FH 70H 71H 72H	PGAC0 PGAC1 PGACS ADRL ADRM ADRH
2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H	TB0C TB1C	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H	PGAC0 PGAC1 PGACS ADRL ADRM
2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H	TB0C TB1C	6AH 6BH 6CH 6DH 6EH 6FH 70H 71H 72H 73H 74H	PGAC0 PGAC1 PGACS ADRL ADRM ADRH
2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H	TB0C TB1C PAS	6AH 6BH 6CH 6DH 6FH 70H 71H 72H 73H 74H 75H	PGAC0 PGAC1 PGACS ADRL ADRM ADRH
2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H	TB0C TB1C	6AH 6BH 6CH 6DH 6EH 6FH 70H 71H 72H 73H 74H	PGAC0 PGAC1 PGACS ADRL ADRM ADRH
2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H	TB0C TB1C PAS	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H 74H 75H 76H	PGAC0 PGAC1 PGACS ADRL ADRM ADRH
2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 35H 36H 37H	TB0C TB1C PAS	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H 74H 75H 76H	PGAC0 PGAC1 PGACS ADRL ADRM ADRH
2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 35H 36H 37H 38H	TB0C TB1C PAS  ECR EAR ED0L	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H 74H 75H 76H 77H	PGAC0 PGAC1 PGACS ADRL ADRM ADRH  SLEDC
2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 35H 35H 36H 37H 38H 39H	ECR EAR ED0L ED1L ED1H	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H 74H 75H 76H 77H 78H	PGAC0 PGAC1 PGACS ADRL ADRM ADRH  SLEDC
2BH 2CH 2DH 2EH 30H 31H 32H 33H 35H 36H 37H 38H 39H 3AH 3BH 3CH	ECR EAR EDOL ED0H ED1L ED1H ED2L	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H 74H 75H 76H 77H 78H 79H 7AH 7BH 7CH	PGAC0 PGAC1 PGACS ADRL ADRM ADRH  SLEDC
2BH 2CH 2DH 2EH 30H 31H 32H 33H 35H 36H 37H 38H 39H 38H 30H 30H 30H	ECR EAR ED0L ED1H ED2L ED2H	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH	PGAC0 PGAC1 PGACS ADRL ADRM ADRH  SLEDC
2BH 2CH 2DH 2EH 30H 31H 32H 35H 36H 36H 38H 38H 38H 38H 36H 30H 36H 36H 36H 36H 36H 36H 36H 36H 36H 36	ECR EAR ED0L ED0H ED1L ED2L ED2H ED3L	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H 74H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH 7CH	PGAC0 PGAC1 PGACS ADRL ADRM ADRH  SLEDC
2BH 2CH 2DH 2EH 30H 31H 32H 33H 35H 36H 37H 38H 39H 38H 30H 30H 30H	ECR EAR ED0L ED1H ED2L ED2H	6AH 6BH 6CH 6DH 6EH 70H 71H 72H 73H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH	PGAC0 PGAC1 PGACS ADRL ADRM ADRH  SLEDC

: Unused, read as 00H
: Reserved, cannot be changed

Special Purpose Data Memory



# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

# Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 register together with the MP1 register can access data from any Data Memory Bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

# Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 together with IAR1 are used to access data from all data banks according to the BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### **Indirect Addressing Program Example**

```
data .section 'data
adres1 db?
adres2 db?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org 00h
start:
    mov a,04h
                        ; set size of block
    mov block, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
                         ; set memory pointer with first RAM address
    mov mp0,a
loop:
     clr IAR0
                         ; clear the data at address defined by mp0
     inc mp0
                         ; increment memory pointer
     sdz block
                         ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

Rev. 1.10 26 November 04, 2019



#### Bank Pointer - BP

The Data Memory is divided into several banks. Selecting the required Data Memory bank is achieved using the Bank Pointer. Bits 2~0 of the Bank Pointer is used to select Data Memory Banks. The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the IDLE or SLEEP Mode, in which case, the selected Data Memory bank remains unaffected. It should be noted that the Special Function Data Memory is not affected by the bank selection, which means that the Special Function Registers can be accessed within any bank. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from banks other than Bank 0 must be implemented using the indirect addressing.

#### BP Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	DMBP2	DMBP1	DMBP0
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 **DMBP2~DMBP0**: Select Data Memory Bank

000: Bank 0 001: Bank 1 100: Bank 4

Other values: Reserved

#### **Accumulator - ACC**

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be set before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Rev. 1.10 27 November 04, 2019



#### Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status register are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

#### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	Х	Х	Х	х

"x": unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 TO: Watchdog Time-Out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred.

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Rev. 1.10 28 November 04, 2019



Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The C flag is also affected by a rotate through carry instruction.

# **Emulated EEPROM Data Memory**

The device contains an Emulated EEPROM Data Memory, which is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of the Emulated EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller.

#### **Emulated EEPROM Data Memory Structure**

The Emulated EEPROM Data Memory capacity is  $32 \times 16$  bits for the device. The Emulated EEPROM Erase operation is carried out in a page format while the Write operation is carried out in 4-word format and Read operation in a word format. The page size is assigned with a capacity of 16 words. Note that the Erase operation should be executed before the Write operation is executed.

Operations	Format				
Erase	1 page/time				
Write	4 words/time				
Read 1 word/time					
Note: Page size = 16 words					

#### **Emulated EEPROM Erase/Write/Read Format**

Erase Page	EAR4	EAR [3:0]
0	0	xxxx
1	1	xxxx

"x": don't care

#### **Erase Page Number and Selection**

Write Unit	EAR[4:2]	EAR[1:0]
0	000	XX
1	001	XX
2	010	XX
3	011	XX
4	100	XX
5	101	XX
6	110	XX
7	111	XX

"x": don't care

Write Unit Number and Selection



# **Emulated EEPROM Registers**

Several registers control the overall operation of the Emulated EEPROM Data Memory. These are the address register, EAR, the data registers, ED0L&ED0H  $\sim$  ED3L&ED3H, and a single control register, ECR.

Register				Bit										
Name	7	6	5	4	3	2	1	0						
EAR	_	_	_	EAR4	EAR3	EAR2	EAR1	EAR0						
ED0L	D7	D6	D5	D4	D3	D2	D1	D0						
ED0H	D15	D14	D13	D12	D11	D10	D9	D8						
ED1L	D7	D6	D5	D4	D3	D2	D1	D0						
ED1H	D15	D14	D13	D12	D11	D10	D9	D8						
ED2L	D7	D6	D5	D4	D3	D2	D1	D0						
ED2H	D15	D14	D13	D12	D11	D10	D9	D8						
ED3L	D7	D6	D5	D4	D3	D2	D1	D0						
ED3H	D15	D14	D13	D12	D11	D10	D9	D8						
ECR	EWRTS1	EWRTS0	EEREN	EER	EWREN	EWR	ERDEN	ERD						

**Emulated EEPROM Register List** 

# • EAR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	EAR4	EAR3	EAR2	EAR1	EAR0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit  $4\sim0$  **EAR4~EAR0**: Emulated EEPROM address bit  $4\sim$  bit 0

# • ED0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The first Emulated EEPROM data bit  $7 \sim$  bit 0

# • ED0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D15\simD8**: The first Emulated EEPROM data bit  $15 \sim$  bit  $8 \sim 15 \sim$  bit  $8 \sim$  bit

# ED1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  **D7\simD0**: The second Emulated EEPROM data bit  $7\sim$  bit 0

Rev. 1.10 30 November 04, 2019



#### • ED1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The second Emulated EEPROM data bit 15 ~ bit 8

#### • ED2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The third Emulated EEPROM data bit  $7 \sim \text{bit } 0$ 

#### • ED2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D15\simD8**: The third Emulated EEPROM data bit  $15 \sim$  bit  $8 \sim$ 

# • ED3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The fourth Emulated EEPROM data bit  $7 \sim$  bit 0

#### • ED3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The fourth Emulated EEPROM data bit 15 ~ bit 8

# • ECR Register

Bit	7	6	5	4	3	2	1	0
Name	EWRTS1	EWRTS0	EEREN	EER	EWREN	EWR	ERDEN	ERD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **EWRTS1~EWRTS0**: Emulated EEPROM Erase/Write cycle time selection

00: 2ms 01: 4ms 10: 8ms 11: 16ms

Bit 5 **EEREN**: Emulated EEPROM Erase enable

0: Disable 1: Enable



# BH67F5235 24-bit Delta Sigma A/D Flash MCU Integrated LCD Driver & 2 Touch Keys

This bit is used to enable the Emulated EEPROM erase function and must be set high before erase operations are carried out. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Clearing this bit to zero will inhibit the Emulated EEPROM erase operations.

Bit 4 **EER**: Emulated EEPROM Erase control

0: Erase cycle has finished

1: Activate an erase cycle

When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Setting this bit high will have no effect if the EEREN has not first been set high.

Bit 3 **EWREN**: Emulated EEPROM Write enable

0: Disable 1: Enable

This bit is used to enable the Emulated EEPROM write function and must be set high before write operations are carried out. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Clearing this bit to zero will inhibit the Emulated EEPROM write operations.

Bit 2 **EWR**: Emulated EEPROM Write control

0: Write cycle has finished

1: Activate a write cycle

When this bit is set high by the application program, a write cycle will be activated. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the EWREN has not first been set high.

Bit 1 **ERDEN**: Emulated EEPROM Read enable

0: Disable

1: Enable

This bit is used to enable the Emulated EEPROM read function and must be set high before read operations are carried out. Clearing this bit to zero will inhibit the Emulated EEPROM read operations.

Bit 0 ERD: Emulated EEPROM Read control

0: Read cycle has finished

1: Activate a read cycle

When this bit is set high by the application program, a read cycle will be activated. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the ERDEN has not first been set high.

Note: 1. The EEREN, EER, EWREN, EWR, ERDEN and ERD cannot be set to "1" at the same time in one instruction.

- Note that the CPU will be stopped when a read, write or erase operation is successfully activated.
- 3. Ensure that the  $f_{SYS}$  clock frequency is equal to or greater than 2MHz and the  $f_{SUB}$  clock is stable before executing the erase or write operation.
- 4. Ensure that the read, write or erase operation is totally complete before executing other operations.

# **Erasing the Emulated EEPROM**

For Emulated EEPROM erase operation the desired erase page address should first be placed in the EAR register. The number of the erase operation is 16 words per page each time, therefore, the available page erase address is only specified by the EAR4 bit in the EAR register and the content of EAR3~EAR0 in the EAR register is not used to specify the page address. To erase the Emulated EEPROM page, the EEREN bit in the ECR register must first be set high to enable the erase function. After this the EER bit in the ECR register must be immediately set high to initiate an erase cycle. These two instructions must be executed in two consecutive instruction cycles to

Rev. 1.10 32 November 04, 2019



activate an erase operation successfully. The global interrupt bit EMI should also first be cleared before implementing any erase operations, and then set high again after the a valid erase activation procedure has completed. Note that the CPU will be stopped when an erase operation is successfully activated. When the erase cycle terminates, the CPU will resume executing the application program. And the EER bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been erased. The Emulated EEPROM erased page content will all be zero after an erase operation.

#### Writing Data to the Emulated EEPROM

For Emulated EEPROM write operation, the data should first be placed in the ED0L/ED0H ~ ED3L/ED3H registers, and the desired write unit address in the EAR register. The number of the write operation is 4 words each time, therefore, the available write unit address is only specified by the EAR4~EAR2 bits in the EAR register and the content of EAR1~EAR0 in the EAR register is not used to specify the unit address. To write data to the Emulated EEPROM, the EWREN bit in the ECR register must first be set high to enable the write function. After this the EWR bit in the ECR register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that the CPU will be stopped when a write operation is successfully activated. When the write cycle terminates, the CPU will resume executing the application program. And the EWR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the Emulated EEPROM.

# Reading Data from the Emulated EEPROM

For Emulated EEPROM read operation the desired read address should first be placed in the EAR register. To read data from the Emulated EEPROM, the ERDEN bit in the ECR register must first be set high to enable the read function. After this a read cycle will be initiated if the ERD bit in the ECR register is now set high. Note that the CPU will be stopped when the read operation is successfully activated. When the read cycle terminates, the CPU will resume executing the application program. And the ERD bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been read from the Emulated EEPROM. Then the data can be read from the ED0H/ED0L data register pair by application program. The data will remain in the data register pair until another read, write or erase operation is executed.

# **Programming Considerations**

Care must be taken that data is not inadvertently written to the Emulated EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing or erasing data the EWR or EER bit must be set high immediately after the EWREN or EEREN bit has been set high, to ensure the write or erase cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until Emulated EEPROM read, write or erase operation is totally complete. Otherwise, Emulated EEPROM read, write or erase operation will fail.

Rev. 1.10 33 November 04, 2019



#### **Programming Examples**

#### Erase a Data Page of the Emulated EEPROM - Polling Method

```
MOV A, EEPROM ADRES ; user-defined page
MOV EAR, A
MOV A, 00H
                     ; Erase time=2ms (40H for 4ms, 80H for 8ms, C0H for 16ms)
MOV ECR, A
CLR EMI
SET EEREN
                     ; set EEREN bit, enable erase operation
SET EER
                      ; start Erase Cycle - set EER bit - executed immediately after
                      ; setting EEREN bit
SET EMI
BACK:
SZ EER
                     ; check for erase cycle end
JMP BACK
```

```
Writing Data to the Emulated EEPROM - Polling Method
MOV A, EEPROM ADRES ; user-defined address
MOV EAR, A
MOV A, EEPROM DATAO L ; user-defined data
MOV EDOL, A
MOV A, EEPROM DATAO H
MOV EDOH, A
MOV A, EEPROM DATA1 L
MOV ED1L, A
MOV A, EEPROM_DATA1_H
MOV ED1H, A
MOV A, EEPROM_DATA2_L
MOV ED2L, A
MOV A, EEPROM DATA2 H
MOV ED2H, A
MOV A, EEPROM DATA3 L
MOV ED3L, A
MOV A, EEPROM DATA3 H
MOV ED3H, A
MOV A, 00H
                      ; Write time=2ms (40H for 4ms, 80H for 8ms, C0H for 16ms)
MOV ECR, A
CLR EMI
SET EWREN
                       ; set EWREN bit, enable write operation
SET EWR
                       ; start Write Cycle - set EWR bit - executed immediately after
                       ; setting EWREN bit
SET EMI
BACK:
                      ; check for write cycle end
SZ EWR
JMP BACK
```

Rev. 1.10 34 November 04, 2019



#### Reading Data from the Emulated EEPROM - Polling Method

```
MOV A, EEPROM ADRES ; user-defined address
MOV EAR, A
SET ERDEN
                      ; set ERDEN bit, enable read operation
SET ERD
                      ; start Read Cycle - set ERD bit
BACK:
SZ
    ERD
                      ; check for read cycle end
JMP BACK
                      ; disable Emulated EEPROM read if no more read operations are required
CLR ECR
MOV A, EDOL
                      ; move read data which is placed in the EDOL/EDOH to user-defined
                      ; registers
MOV READ DATA L, A
MOV A, EDOH
MOV READ DATA H, A
```

Note: For each read operation, the address register should be re-specified followed by setting the ERD bit high to activate a read cycle even if the target address is consecutive.

# **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through the application program and relevant control registers.

#### **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through the relevant control registers. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz


**Oscillator Types** 

#### System Clock Configurations

There are two oscillator sources, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC.

The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.

Rev. 1.10 35 November 04, 2019



**System Clock Configurations** 

## Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

# Internal 32kHz Oscillator - LIRC

The internal 32kHz system oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

# **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

#### System Clocks


The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency,  $f_{\text{H}}$ , or low frequency,  $f_{\text{SUB}}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from HIRC oscillator. The low speed system clock source can be sourced from the internal

Rev. 1.10 36 November 04, 2019



clock  $f_{SUB}$ . If  $f_{SUB}$  is selected then it can be sourced by LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_H/2\sim f_H/64$ .



**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

## **System Operation Modes**

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	ı	Register S	etting	fsys	fн	<b>f</b> sub	f <sub>LIRC</sub>	
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	IН	ISUB	ILIRG	
FAST	On	х	х	000~110	f <sub>H</sub> ∼f <sub>H</sub> /64	On	On	On	
SLOW	On	х	х	111	f <sub>SUB</sub>	On/Off (1)	On	On	
IDLE0	Off 0	1	000~110	Off	Off	On	On		
IDLEO	Oii	0	'	111	On	Oii		Oli	
IDLE1	Off	1	1	xxx	On	On	On	On	
IDLE2	Off	1	0	000~110	On	On	Off	On	
IDLE2	Oii	Į Į	0	111	Off	Oli	Oii	On	
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off (2)	

"x": Don't care

Note: 1. The  $f_H$  clock will be switched on or off by configuring the HIRC oscillator enable bit in the SLOW mode.

2. The f<sub>LIRC</sub> clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

Rev. 1.10 37 November 04, 2019



#### **FAST Mode**

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from the LIRC oscillator.

#### **SLEEP Mode**

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bits are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{LIRC}$  clock can continues to operate if the WDT function is enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

# **IDLE2 Mode**

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

### **Control Registers**

The registers, SCC and HIRCC are used to control the system clock and the corresponding oscillator configurations.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
HIRCC	_	_	_	_	_	_	HIRCF	HIRCEN

System Operating Mode Control Register List

Rev. 1.10 38 November 04, 2019



### SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	0	0	0	_	_	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000: f<sub>H</sub> 001: f<sub>H</sub>/2 010: f<sub>H</sub>/4 011: f<sub>H</sub>/8 100: f<sub>H</sub>/16 101: f<sub>H</sub>/32 110: f<sub>H</sub>/64 111: f<sub>SUB</sub>

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_H$  or  $f_{SUB}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

Bit 0 **FSIDEN**: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

## HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	HIRCF	HIRCEN
R/W	_	_	_	_	_	_	R	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set high to enable the HIRC oscillator, the HIRCF bit will first be cleared to zero and then set high after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable


Rev. 1.10 39 November 04, 2019



# **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Mode to the SLEEP/IDLE Mode is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




Rev. 1.10 40 November 04, 2019



### **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.




Rev. 1.10 41 November 04, 2019



### **SLOW Mode to FAST Mode Switching**

In SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000" ~ "110" and then the system clock will respectively be switched to  $f_{H}$ ~ $f_{H}$ /64.

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



#### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Rev. 1.10 42 November 04, 2019



### **Entering the IDLE0 Mode**

There is only one way for the device to enter the IDLEO Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  clock will be stopped and the application program will stop at the "HALT" instruction, but the  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

### **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> and f<sub>SUB</sub> clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

### **Entering the IDLE2 Mode**

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> clock will be on but the f<sub>SUB</sub> clock will be off and the application program will stop at the
  "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Rev. 1.10 43 November 04, 2019



# **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

#### Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, it will enter the Power down mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.10 44 November 04, 2019



# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

# **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

# **Watchdog Timer Control Register**

A single register, WDTC, controls the required time-out period as well as the enable/disable and reset MCU operation.

### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 **WE4~WE0**: WDT function software control

10101: Disable 01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t<sub>SRESET</sub> and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000:  $2^8/f_{LIRC}$ 001:  $2^{10}/f_{LIRC}$ 010:  $2^{12}/f_{LIRC}$ 011:  $2^{14}/f_{LIRC}$ 100:  $2^{15}/f_{LIRC}$ 101:  $2^{16}/f_{LIRC}$ 110:  $2^{17}/f_{LIRC}$ 

111: 218/f<sub>LIRC</sub>

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": Unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

Refer to Internal Reset Control section.

Bit 2 LVRF: LVR function reset flag

Refer to Low Voltage Reset section.



Bit 1 LRF: LVR control register software reset flag

Refer to Low Voltage Reset section.

Bit 0 WRF: WDT control register software reset flag

0: Not occurred1: Occurred

This bit is set high by the WDT Control register software reset and cleared to zero by the application program. Note that this bit can only be cleared to zero by the application program.

### **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have a value of 01010B.


WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction, the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8s for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ration.



Rev. 1.10 46 November 04, 2019



# **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

#### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring internally:

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



**Power-on Reset Timing Chart** 

# **Internal Reset Control**

There is an internal reset control register, RSTC, which is used to provide a reset when the device operates abnormally due to the environmental noise interference. If the content of the RSTC register is changed to any value other than 01010101B or 10101010B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on the register will have a value of 01010101B.

RSTC7~RSTC0 Bits	Reset Function
01010101B	No operation
10101010B	No operation
Any other value	Reset MCU

**Internal Reset Function Control** 

Rev. 1.10 47 November 04, 2019

### RSTC Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 **RSTC7~RSTC0**: Reset function control

01010101: No operation 10101010: No operation Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time,  $t_{SRESET}$  and the RSTF bit in the RSTFC register will be set to 1.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": Unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 **RSTF**: Reset control register software reset flag

0: Not occurred1: Occurred

This bit is set high by the RSTC control register software reset and cleared to zero by the application program. Note that this bit can only be cleared to 0 by the application

program.

Bit 2 LVRF: LVR function reset flag

Refer to Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to Low Voltage Reset section.

Bit 0 WRF: WDT control register software reset flag


Refer to the Watchdog Timer Control Register section.

#### Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level. There is a register, LVRC, to offer the LVR function enable/disable control and reset control of the device. The LVR function will be disabled when the LVRC register is set to a value of 10100101B while the LVR function will be enabled in FAST and SLOW Mode with a fixed 2.1V threshold voltage by setting the LVRC register equal to 01011010. If the supply voltage of the device drops to within a range of 0.9V~V<sub>LVR</sub> such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between 0.9V~V<sub>LVR</sub> must exist for a time greater than that specified by t<sub>LVR</sub> in the LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the device will be reset after a delay time, t<sub>SRESET</sub>. When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode even if the LVRC register is set to 01011010.

Rev. 1.10 48 November 04, 2019





Low Voltage Reset Timing Chart

# VBGC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	VBGEN	_	_	_
R/W	_	_	_	_	R/W	_	_	_
POR	_	_	_	_	0	_	_	

Bit 7~4 Unimplemented, read as "0"

Bit 3 VBGEN: Bandgap buffer control

0: Disable 1: Enable

Note that the Bandgap circuit is enabled when the LVR function is enabled or when the VBGEN bit is set to 1.

Bit 2~0 Unimplemented, read as "0"

### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	1	0	1	0

Bit 7~0 LVS7~LVS0: LVR function control

01011010: Enable, 2.1V selected

10100101: Disable

Other values: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs that the  $V_{DD}$  voltage falls below 2.1V, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than 01011010 and 10100101, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time,  $t_{\text{SRESET}}$ . However in this situation the register contents will be reset to the POR value.

# RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	RSTF	LVRF	LRF	WRF
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	Х	0	0

"x": Unknown

Bit 7~4 Unimplemented, read as "0"

Bit 3 RSTF: Reset control register software reset flag

Refer to Internal Reset Control section.

Bit 2 LVRF: LVR function reset flag

0: Not occurred 1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Rev. 1.10 49 November 04, 2019

# BH67F5235 24-bit Delta Sigma A/D Flash MCU Integrated LCD Driver & 2 Touch Keys

Bit 1 LRF: LVR control register software reset flag

0: Not occurred 1: Occurred


This bit is set high if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDT control register software reset flag

Refer to the Watchdog Timer Control Register section

### **Watchdog Time-out Reset during Normal Operation**


The Watchdog time-out Reset during normal operations in the FAST or SLOW mode is the same as a LVR reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

#### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

Rev. 1.10 50 November 04, 2019



The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Clear after reset, WDT begins counting
Timer Module	Timer Module will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

1 0 11			8 1 8 71		
Register Name	Reset (Power On)	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)	
IAR0	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu	
MP0	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu	
IAR1	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu	
MP1	xxxx xxxx	0000 0000	0000 0000	uuuu uuuu	
ВР	000	000	000	uuu	
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	
PCL	0000 0000	0000 0000	0000 0000	0000 0000	
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	
TBHP	x x x x	uuuu	uuuu	uuuu	
STATUS	00 xxxx	uu uuuu	1u uuuu	11 uuuu	
RSTFC	0 x 0 0	u1uu	uuuu	uuuu	
SCC	00000	00000	00000	uuuuu	
HIRCC	0 1	0 1	0 1	u u	
PA	1 1111	1 1111	1 1111	u uuuu	
PAC	1 1111	1 1111	1 1111	u uuuu	
PAPU	0 0000	0 0000	0 0000	u uuuu	
PAWU	0 0000	0 0000	0 0000	u uuuu	
RSTC	0101 0101	0101 0101	0101 0101	uuuu uuuu	
LVRC	0101 1010	uuuu uuuu	0101 1010	uuuu uuuu	
VBGC	0	0	0	u	
MFI	0000	0000	0000	uuuu	
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu	
INTEG	0000	0000	0000	uuuu	
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu	
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu	
PSCR	0 0	0 0	0 0	u u	
TB0C	0000	0000	0000	uuuu	
TB1C	0000	0000	0000	uuuu	
PAS	00 0000	00 0000	00 0000	uu uuuu	
ECR	0000 0000	0000 0000	0000 0000	uuuu uuuu	
EAR	0 0000	0 0000	0 0000	u uuuu	

Rev. 1.10 51 November 04, 2019

Register	Reset	LVR Reset	WDT Time-out	WDT Time-out
Name	(Power On)	(Normal Operation)	(Normal Operation)	(IDLE/SLEEP)
ED0L	0000 0000	0000 0000	0000 0000	uuuu uuuu
ED0H	0000 0000	0000 0000	0000 0000	uuuu uuuu
ED1L	0000 0000	0000 0000	0000 0000	uuuu uuuu
ED1H	0000 0000	0000 0000	0000 0000	uuuu uuuu
ED2L	0000 0000	0000 0000	0000 0000	uuuu uuuu
ED2H	0000 0000	0000 0000	0000 0000	uuuu uuuu
ED3L	0000 0000	0000 0000	0000 0000	uuuu uuuu
ED3H	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKTMR	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKC0	-000 0-00	-000 0-00	-000 0-00	-uuu u-uu
TKC1	11	11	11	uu
TK16DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TK16DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0C1	0-0000	0-0000	0-0000	u-uuuu
TKM016DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM016DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0ROL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TKM0ROH	0 0	0 0	0 0	u u
CTMC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDH	0 0	0 0	0 0	u u
CTMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
СТМАН	0 0	0 0	0 0	u u
ADCS	0 0000	0 0000	0 0000	u uuuu
ADCR0	0010 00	0010 00	0010 00	uuuu uu
ADCR1	00000-	00000-	00000-	uuuuu-
PWRC	0000	0000	0000	uuuu
PGAC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
PGAC1	-000 000-	-000 000-	-000 000-	-uuu uuu-
PGACS	0000 0000	0000 0000	0000 0000	uuuu uuuu
ADRL	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRM	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SLEDC	0000	0000	0000	uuuu
LCDC	0000	0000	0000	uuuu
LCDCP	0-00	0-00	0-00	u-uu

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented

Rev. 1.10 52 November 04, 2019



# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with a port name PA. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit						
Name	7	6	5	4	3	2	1	0
PA	_	_	_	PA4	PA3	PA2	PA1	PA0
PAC	_	_	_	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	_	_	_	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	_	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0

I/O Logic Function Register List

### **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input, have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control register PAPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

#### PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 PAPU4~PAPU0: PA4~PA0 pin pull-high function control

0: Disable 1: Enable

#### Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

Rev. 1.10 53 November 04, 2019



### • PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 PAWU4~PAWU0: PA4~PA0 pin wake-up function control

0: Disable 1: Enable

# I/O Port Control Registers

The I/O port has its own control register known as PAC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS output. If the pin is currently set as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

#### PAC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	PAC4	PAC3	PAC2	PAC1	PAC0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	1	1	1	1	1

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 PAC4~PAC0: PA4~PA0 pin input/output type selection

0: Output 1: Input

#### I/O Port Source Current Selection

The device supports different source current driving capability for each I/O port. With the selection register, SLEDC, each I/O port can support four levels of the source current driving capability. These source current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired source current for different applications.

### SLEDC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	SLEDC3	SLEDC2	SLEDC1	SLEDC0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 SLEDC3~SLEDC2: PA4 Source Current Selection

00: Source current = Level 0 (min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (max.)

Rev. 1.10 54 November 04, 2019



Bit 1~0 SLEDC1~SLEDC0: PA3~PA0 Source Current Selection

00: Source current = Level 0 (min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (max.)

### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

#### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The devices include a Port A Output Function Selection register, labeled as PAS which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for digital input pins, such as CTCK and INTn, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

# PAS Register

Bit	7	6	5	4	3	2	1	0
Name	PAS7	PAS6	_	_	PAS3	PAS2	PAS1	PAS0
R/W	R/W	R/W	_	_	R/W	R/W	R/W	R/W
POR	0	0	_	_	0	0	0	0

Bit 7~6 PAS7~PAS6: PA3 Pin-Shared function selection

00: PA3/CTCK

01: PA3/CTCK

10: KEY2

11: PA3/CTCK

Bit 5~4 Unimplemented, read as "0"

Bit 3~2 PAS3~PAS2: PA1 Pin-Shared function selection

00: PA1

01: CTPB

10: KEY1

11: PA1

Bit 1~0 PAS1~PAS0: PA0 Pin-Shared function selection

00: PA0/INT1

01: CTP


10: PA0/INT1

11: PA0/INT1



### I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

# **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.

Rev. 1.10 56 November 04, 2019



# **Timer Modules - TM**

One of the most fundamental functions in any microcontroller devices is the ability to control and measure time. To implement time related functions the device includes a Timer Module, generally abbreviated to the name TM. The TM is a multi-purpose timing unit and serves to provide operations such as Timer/Counter, Compare Match Output as well as being the functional unit for the generation of PWM signals. This TM has two individual interrupts. The addition of input and output pins for TM ensures that users are provided with timing units with a wide and flexible range of features.

### Introduction

The device contains one Compact Type TM unit, with its individual reference name, CTM. The main features of CTM are summarised in the accompanying table.

TM Function	СТМ
Timer/Counter	√
Compare Match Output	√
PWM Output	√
PWM Alignment	Edge
PWM Adjustment Period & Duty	Duty or Period

**CTM Function Summary** 

### **TM Operation**

The Compact type TM offers a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparator. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

#### **TM Clock Source**

The clock source which drives the main counter in the TM can originate from various sources. The selection of the required clock source is implemented using the CTCK2 $\sim$ CTCK0 bits in the CTM control registers. The clock source can be a ratio of either the system clock  $f_{SYS}$  or the internal high clock  $f_{H}$ , the  $f_{SUB}$  clock source or the external CTCK pin. The CTCK pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

# **TM Interrupts**

The Compact type TM has two internal interrupts, the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.

#### **TM External Pins**

The Compact type TM has one input pin with the label CTCK. The TM input pin CTCK, is essentially a clock source for the TM and is selected using the CTCK2~CTCK0 bits in the CTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. This external TM input pin is shared with other functions but will be connected to the internal TM if selected using the CTCK2~CTCK0 bits. The TM input pin can be chosen to have either a rising or falling active edge.

Rev. 1.10 57 November 04, 2019




The TM has two output pins with the labels CTP and CTPB. The CTPB pin outputs the inverted signal of the CTP. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external CTP and CTPB output pins are also the pins where the TM generates the PWM output waveform.

As the CTM input and output pins are pin-shared with other functions, the TM input or output function must first be setup using relevant pin-shared function selection register. The details of the pin-shared function selection are described in the pin-shared function section.

CTM External Pins					
Input Output					
CTCK	CTP, CTPB				

**CTM External Pins** 




**CTM Function Pin Block Diagram** 

# **Programming Considerations**

The TM Counter Registers, the Capture/Compare CCRA register, being 10-bit, has a low and high byte structure. The high byte can be directly accessed, but as the low byte can only be accessed via an internal 8-bit buffer, reading or writing to this register pair must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA register is implemented in the way shown in the following diagram and accessing these registers is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA low byte register, named CTMAL, using the following access procedures. Accessing the CCRA low byte register without following these access procedures will result in unpredictable values.



Rev. 1.10 58 November 04, 2019




The following steps show the read and write procedures:

- · Writing Data to CCRA
  - Step 1. Write data to Low Byte CTMAL
    - Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte CTMAH
    - Here data is written directly to the high byte register and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter and CCRA Registers
  - Step 1. Read data from the High Byte CTMDH or CTMAH
    - Here data is read directly from the High Byte register and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte CTMDL or CTMAL
    - This step reads data from the 8-bit buffer.

# Compact Type TM - CTM

Although the simplest form of the three TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive two external output pins.



Note: 1. The CTPB pin outputs the inverted signal of the CTP.

2. As the CTM external pins are pin-shared with other functions, before using the CTM function, make sure the corresponding pin-shared function register be set properly.

### **Compact Type TM Block Diagram**

# **Compact TM Operation**

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 3-bit wide whose value is compared with the highest three bits in the counter while the CCRA is 10-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control one output pin. All operating setup conditions are selected using relevant internal registers.

Rev. 1.10 59 November 04, 2019



# **Compact Type TM Register Description**

Overall operation of the Compact TM is controlled using several registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Register				В	it						
Name	7	6	5	4	3	2	1	0			
CTMC0	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0			
CTMC1	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR			
CTMDL	D7	D6	D5	D4	D3	D2	D1	D0			
CTMDH	_	_	_	_	_	_	D9	D8			
CTMAL	D7	D6	D5	D4	D3	D2	D1	D0			
СТМАН	_	_	_	_	_	_	D9	D8			

10-bit Compact TM Register List

#### CTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTPAU: CTM Counter Pause Control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

### Bit 6~4 CTCK2~CTCK0: Select CTM Counter clock

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_H/16 \\ 011: \, f_H/64 \\ 100: \, f_{SUB} \\ 101: \, f_{SUB} \end{array}$ 

110: CTCK rising edge clock111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

### Bit 3 CTON: CTM Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

Rev. 1.10 60 November 04, 2019



If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

Bit 2~0 CTRP2~CTRP0: CTM CCRP 3-bit register, compared with the CTM Counter bit 9 ~ bit 7

Comparator P Match Period 000: 1024 CTM clocks 001: 128 CTM clocks 010: 256 CTM clocks 011: 384 CTM clocks

100: 512 CTM clocks 101: 640 CTM clocks 110: 768 CTM clocks

111: 896 CTM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is cleared to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

## CTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

#### Bit 7~6 CTM1~CTM0: Select CTM Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode 11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

#### Bit 5~4 CTIO1~CTIO0: Select CTP output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output

Rev. 1.10 61 November 04, 2019



pin should be setup using the CTOC bit in the CTMC1 register. Note that the output level requested by the CTIO1 and CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when the CTM is running.

Bit 3 CTOC: CTP Output control bit

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTPOL: CTP Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTP output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

Bit 1 CTDPX: CTM PWM period/duty Control

0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTCCLR: Select CTM Counter clear condition

0: CTM Comparatror P match

1: CTM Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

#### CTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

CTM Counter Low Byte Register bit 7 ~ bit 0 Bit 7~0

CTM 10-bit Counter bit 7 ~ bit 0

Rev. 1.10 62 November 04, 2019



# CTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  CTM Counter High Byte Register bit  $1\sim$  bit 0

CTM 10-bit Counter bit 9 ~ bit 8

#### CTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  CTM CCRA Low Byte Register bit  $7\sim$  bit 0

CTM 10-bit CCRA bit 7 ~ bit 0

#### CTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  CTM CCRA High Byte Register bit  $1\sim \text{bit }0$ 

CTM 10-bit CCRA bit 9 ~ bit 8

# **Compact Type TM Operating Modes**

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.

### **Compare Match Output Mode**


To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the CTMAF interrupt request flag will not be generated.

Rev. 1.10 63 November 04, 2019



As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.




Compare Match Output Mode - CTCCLR=0

Note: 1. With CTCCLR = 0, a Comparator P match will clear the counter

- 2. The CTM output pin controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON bit rising edge

Rev. 1.10 64 November 04, 2019





Compare Match Output Mode - CTCCLR=1

Note: 1. With CTCCLR = 1, a Comparator A match will clear the counter

- 2. The CTM output pin controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON rising edge
- 4. The CTMPF flag is not generated when CTCCLR = 1

Rev. 1.10 65 November 04, 2019



#### **Timer/Counter Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 10 respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit In the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=0

CCRP	1~7	0			
Period	CCRP×128	1024			
Duty	CCRA				

If  $f_{SYS} = 8MHz$ , CTM clock source is  $f_{SYS}/4$ , CCRP = 2, CCRA = 128,

The CTM PWM output frequency =  $(f_{SYS}/4) / (2 \times 128) = f_{SYS}/1024 = 7.812$ kHz, duty =  $128/(2 \times 128) = 50\%$ .

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


### • CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=1

CCRP	1~7	0		
Period	CCRA			
Duty	CCRP×128	1024		

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.10 66 November 04, 2019






PWM Output Mode - CTDPX=0

Note: 1. Here CTDPX = 0 – Counter cleared by CCRP

- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues running even when CTIO[1:0] = 00 or 01
- 4. The CTCCLR bit has no influence on PWM operation





PWM Output Mode - CTDPX=1

Note: 1. Here CTDPX = 1 - Counter cleared by CCRA

- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues even when CTIO[1:0] = 00 or 01
- 4. The CTCCLR bit has no influence on PWM operation

Rev. 1.10 68 November 04, 2019




# **Analog to Digital Converter**

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Converter Overview

The device contains a high accuracy multi-channel 24-bit Delta Sigma analog-to-digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 24-bit digital value.

In addition, PGA gain control, A/D converter gain control and A/D converter reference gain control determine the amplification gain for A/D converter input signal. The designer can select the best gain combination for the desired amplification applied to the input signal. The following block diagram illustrates the A/D converter basic operational function. The A/D converter input channel can be arranged as 2 single-ended A/D converter input channels or one differential input channels. The input signal can be amplified by PGA before entering the 24-bit Delta Sigma A/D converter. The A/D converter module will output one bit converted data to SINC filter which can transform the converted one-bit data to 24 bits and store them into the specific data registers. Additionally, the device also provides a temperature sensor to compensate the A/D converter deviation caused by the temperature. With high accuracy and performance, the device is very suitable for differential output sensor applications such as weight measurement scales and other related products.




A/D Converter Structure

Rev. 1.10 69 November 04, 2019



# **Internal Power Supply**

The device contains an LDO for the regulated power supply. The accompanying block diagram illustrates the basic functional operation. The internal LDO can provide the fixed voltage for the PGA, A/D converter or external components. There are four LDO voltage levels, 2.4V, 2.6V, 2.9V or 3.3V, determined by the LDOVS1~LDOVS0 bits in the PWRC register. The LDO function can be controlled by the LDOEN bit and can be powered off to reduce overall power consumption.



**Internal Power Supply Block Diagram** 

Cont	ol Bits	Output Voltage		
ADOFF	LDOEN	Bandgap	VOREG	
1	0	Off	Disable	
1	1	On	Enable	
0	0	On	Disable	
0	1	On	Enable	

**Power Control Table** 

### PWRC Register

Bit	7	6	5	4	3	2	1	0
Name	LDOEN	_	_	_	_	LDOBPS	LDOVS1	LDOVS0
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 LDOEN: LDO function control

0: Disable 1: Enable

If the LDO is disabled, there will be no power consumption and the LDO output pin will remain in a low level using a weak internal pull-low resistor.

Bit 6~3 Unimplemented, read as "0"

Bit 2 LDOBPS: LDO Bypass function control

0: Disable 1: Enable

Bit 1~0 LDOVS1~LDOVS0: LDO output voltage selection

00: 2.4V 01: 2.6V 10: 2.9V 11: 3.3V

Rev. 1.10 70 November 04, 2019



#### A/D Converter Data Rate Definition

The Delta Sigma A/D converter data rate can be calculated using the following equation:

Data Rate = 
$$\frac{f_{ADCK}}{CHOP \times OSR}$$
 =  $\frac{f_{MCLK}/N}{CHOP \times OSR}$  =  $\frac{f_{MCLK}}{N \times CHOP \times OSR}$ 

f<sub>ADCK</sub>: A/D converter clock frequency, derived from f<sub>MCLK</sub>/N

f<sub>MCLK</sub>: A/D converter clock source, derived from f<sub>SYS</sub> or f<sub>SYS</sub>/2/(ADCK+1) using the ADCK bit field.

N: A constant divide factor equals to 12 or 30, which is determined by the FLMS bit field.

CHOP: Sampling data amount doubling function control equal to 1 or 2 determined by the FLMS bit field.

OSR: Oversampling rate determined by the ADOR bit field.

For example, if a data rate of 8Hz is desired, an  $f_{MCLK}$  clock source with a frequency of 4MHz A/D converter can be selected. Then set the FLMS field to "000" to obtain an "N" equal to 30 and "CHOP" equal to 2. Finally, set the ADOR field to "001" to select an oversampling rate equal to 8192. Therefore, the Data Rate = 4MHz /  $(30 \times 2 \times 8192) = 8$ Hz.

Note that the A/D converter has a notch rejection function for AC power supplies with a frequency of 50Hz or 60Hz when the data rate is equal to 10Hz.

### A/D Converter Register Description

Overall operation of the A/D converter is controlled by using a series of registers. Three read only registers exist to store the A/D converter data 24-bit value. A control register named as PWRC is used to control the supply voltages for PGA and A/D converter and is described in the "Internal Power Supply" section. The remaining 6 registers are control registers which set up the gain selections and control functions of the A/D converter.

Register Name	Bit								
	7	6	5	4	3	2	1	0	
PWRC	LDOEN	_	_	_	_	LDOBPS	LDOVS1	LDOVS0	
PGAC0	_	VGS1	VGS0	AGS1	AGS0	PGS2	PGS1	PGS0	
PGAC1	_	INIS	INX1	INX0	DCSET2	DCSET1	DCSET0	_	
PGACS	CHSN3	CHSN2	CHSN1	CHSN0	CHSP3	CHSP2	CHSP1	CHSP0	
ADRL	D7	D6	D5	D4	D3	D2	D1	D0	
ADRM	D15	D14	D13	D12	D11	D10	D9	D8	
ADRH	D23	D22	D21	D20	D19	D18	D17	D16	
ADCR0	ADRST	ADSLP	ADOFF	ADOR2	ADOR1	ADOR0	_	_	
ADCR1	FLMS2	FLMS1	FLMS0	_	_	ADCDL	EOC	_	
ADCS	_	_	_	ADCK4	ADCK3	ADCK2	ADCK1	ADCK0	

A/D Converter Register List

#### Programmable Gain Amplifier Registers – PGAC0, PGAC1, PGACS

There are three registers related to the programmable gain control, PGAC0, PGAC1 and PGACS. The PGAC0 resister is used to select the PGA gain, A/D converter gain and the A/D converter reference gain. The PGAC1 register is used to define the input connection and differential input offset voltage adjustment control. In addition, the PGACS register is used to select the PGA inputs. Therefore, the input channels have to be determined by the CHSP3~CHSP0 and CHSN3~CHSN0 bits to determine which analog channel input pins, temperature detector inputs or internal power supply are actually connected to the internal differential A/D converter.

Rev. 1.10 71 November 04, 2019



# • PGAC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	VGS1	VGS0	AGS1	AGS0	PGS2	PGS1	PGS0
R/W	_	R/W						
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6~5 VGS1~VGS0: VREFP/VREFN differential reference voltage gain selection

00: VREFGN = 1 01: VREFGN = 1/2 10: VREFGN = 1/4 11: Reserved

Bit 4~3 AGS1~AGS0: A/D converter PGAOP/PGAON differential input signal gain selection

00: ADGN = 1 01: ADGN = 2 10: ADGN = 4 11: Reserved

Bit 2~0 PGS2~PGS0: PGA DI+/DI- differential channel input gain selection

000: PGAGN = 1 001: PGAGN = 2 010: PGAGN = 4 011: PGAGN = 8 100: PGAGN = 16 101: PGAGN = 32 110: PGAGN = 64 111: PGAGN = 128

### PGAC1 Register


Bit	7	6	5	4	3	2	1	0
Name	_	INIS	INX1	INX0	DCSET2	DCSET1	DCSET0	_
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	_	0	0	0	0	0	0	_

Bit 7 Unimplemented, read as "0"

Bit 6 INIS: The selected input ends, IN1/IN2, internal connection control

0: Not connected1: Connected

Bit 5~4 INX1~INX0: The selected input ends, IN1/IN2, and the PGA differential input ends, DI+/DI- connection control bits



Bit 3~1 DCSET2~DCSET0: Differential input signal PGAOP/PGAON offset selection

000: DCSET = +0V001: DCSET =  $+0.25 \times \Delta VR\_I$ 010: DCSET =  $+0.5 \times \Delta VR\_I$ 011: DCSET =  $+0.75 \times \Delta VR\_I$ 

100: DCSET = +0V 101: DCSET = -0.25 $\times$  $\Delta$ VR\_I 110: DCSET = -0.5 $\times$  $\Delta$ VR\_I 111: DCSET = -0.75 $\times$  $\Delta$ VR\_I



The voltage,  $\Delta VR_I$ , is the differential reference voltage which is amplified by specific gain selection based on the selected inputs.

Bit 0 Unimplemented, read as "0"

### PGACS Register

Bit	7	6	5	4	3	2	1	0
Name	CHSN3	CHSN2	CHSN1	CHSN0	CHSP3	CHSP2	CHSP1	CHSP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~4 CHSN3~CHSN0: Negative input end IN2 selection

0000: AN1 0110: V<sub>IN</sub>/6

0111: Temperature sensor output –  $V_{TSON}$ 

Other values: Reserved

These bits are used to select the negative input, IN2. It is recommended that when the  $V_{TSON}$  signal is selected as the negative input, the  $V_{TSOP}$  signal should be selected as the positive input for proper operation.

Bit 3~0 **CHSP3~CHSP0**: Positive input end IN1 selection

0000: AN0 0110: V<sub>IN</sub>/5

0111: Temperature sensor output –  $V_{TSOP}$ 

Other values: Reserved

These bits are used to select the positive input, IN1. It is recommended that when the  $V_{TSOP}$  signal is selected as the positive input, the  $V_{TSON}$  signal should be selected as the negative input for proper operation.

### A/D Converter Data Registers - ADRL, ADRM, ADRH

The 24-bit Delta Sigma A/D converter requires three data registers to store the converted value. These are a high byte register, known as ADRH, a middle byte register, known as ADRM, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value, D0~D23.

### ADRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": Unknown

Bit  $7\sim 0$  A/D conversion data register bit  $7\sim \text{bit } 0$ 

#### ADRM Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": Unknown

Bit 7~0 A/D conversion data register bit 15~bit 8



### ADRH Register

Bit	7	6	5	4	3	2	1	0
Name	D23	D22	D21	D20	D19	D18	D17	D16
R/W	R	R	R	R	R	R	R	R
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": Unknown

Bit 7~0 A/D conversion data Register bit 23~bit 16

### A/D Converter Control Registers - ADCR0, ADCR1, ADCS

To control the function and operation of the A/D converter, three control registers known as ADCR0, ADCR1 and ADCS are provided. These 8-bit registers define functions such as the selection of the A/D converter clock source, the A/D converter output data rate as well as controlling the power-up function and monitoring the A/D converter end of conversion status.

### ADCR0 Register

Bit	7	6	5	4	3	2	1	0
Name	ADRST	ADSLP	ADOFF	ADOR2	ADOR1	ADOR0	_	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	_
POR	0	0	1	0	0	0	_	_

Bit 7 ADRST: A/D converter software reset control

0: Disable 1: Enable

This bit is used to reset the A/D converter internal digital SINC filter. This bit is cleared to zero for normal A/D converter operation. However, if set high, the internal digital SINC filter will be reset and the current A/D converted data will be aborted. A new A/D data conversion process will not be initiated until this bit is cleared to zero again.

Bit 6 ADSLP: A/D converter sleep mode control bit

0: Normal mode1: Sleep mode

This bit is used to determine whether the A/D converter enters the sleep mode or not when the A/D converter is powered on by clearing the ADOFF bit to zero. When the A/D converter is powered on and the ADSLP bit is low, the A/D converter will operate normally. However, the A/D converter will enter the sleep mode if the ADSLP bit is set high as the A/D converter has been powered on. The whole A/D converter circuit will be switched off except for the PGA and internal Bandgap circuit to reduce overall power consumption.

Bit 5 ADOFF: A/D converter module power on/off control bit

0: Power on 1: Power off

This bit controls the A/D converter power on/off function. This bit should be cleared to zero to enable the A/D converter. If the bit is set high then the A/D converter will be switched off reducing the device power consumption. As the A/D converter will consume a limited amount of power, even when not executing a conversion, this may be an important consideration in power sensitive battery powered applications.

It is recommended to set the ADOFF bit high before the device enters the IDLE/SLEEP mode to save power. Setting the ADOFF bit high will power down the A/D converter module regardless of the ADSLP and ADRST bit settings.

Bit 4~2 ADOR2~ADOR0: A/D conversion oversampling rate selection

000: Oversampling rate OSR = 16384 001: Oversampling rate OSR = 8192 010: Oversampling rate OSR = 4096

Rev. 1.10 74 November 04, 2019



011: Oversampling rate OSR = 2048 100: Oversampling rate OSR = 1024 101: Oversampling rate OSR = 512 110: Oversampling rate OSR = 256 111: Oversampling rate OSR = 128

Bit 1~0 Unimplemented, read as "0"

### ADCR1 Register

Bit	7	6	5	4	3	2	1	0
Name	FLMS2	FLMS1	FLMS0	_	_	ADCDL	EOC	_
R/W	R/W	R/W	R/W	_	_	R/W	R/W	_
POR	0	0	0	_	_	0	0	_

Bit 7~5 FLMS0: A/D converter clock frequency and sampled data doubling function control

 $\begin{array}{l} 000: CHOP = 2, \, f_{ADCK} = f_{MCLK}/30 \\ 010: CHOP = 2, \, f_{ADCK} = f_{MCLK}/12 \\ 100: CHOP = 1, \, f_{ADCK} = f_{MCLK}/30 \\ 110: CHOP = 1, \, f_{ADCK} = f_{MCLK}/12 \\ Other values: Reserved \end{array}$ 

When the CHOP bit is equal to 2, it means that the sampled data amount will be doubled for the normal conversion mode. However, it can be regarded as a low latency conversion mode if the CHOP bit is equal to 1, which means that the sampled data doubling function is disabled.

Bit 4~3 Unimplemented, read as "0"

Bit 2 ADCDL: A/D converted data latch function enable control

0: Disable data latch function1: Enable data latch function

If the A/D converted data latch function is enabled, the latest converted data value will be latched and will not be updated by any subsequent conversion results until this function is disabled. Although the converted data is latched into the data registers, the A/D converter circuits remain operational, but will not generate an interrupt and the EOC will not change. It is recommended that this bit should be set high before reading the converted data from the ADRL, ADRM and ADRH registers. After the converted data has been read out, the bit can then be cleared to zero to disable the A/D converter data latch function and allow further conversion values to be stored. In this way, the possibility of obtaining undesired data during A/D converter conversions can be prevented.

Bit 1 **EOC**: End of A/D conversion flag

0: A/D conversion in progress

1: A/D conversion ended

This bit should be cleared by application program.

Bit 0 Unimplemented, read as "0"

### ADCS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	ADCK4	ADCK3	ADCK2	ADCK1	ADCK0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **ADCK4~ADCK0**: A/D converter clock source f<sub>MCLK</sub> selection

 $00000 \sim 11110$ :  $f_{MCLK} = f_{SYS}/2 / (ADCK[4:0]+1)$ 

11111:  $f_{MCLK} = f_{SYS}$ 



### A/D Converter Operation

The A/D converter provides four operating modes, which are the Normal mode, Power down mode, Sleep mode and Reset mode, controlled respectively by the ADOFF, ADSLP and ADRST bits in the ADCR0 register. The following table illustrates the operating mode selection.

	Contro	ol Bits		Operating Made	Decarintian		
LDOEN	ADOFF	ADSLP	ADRST	Operating Mode	Description		
0	1	х	х	Power down mode	Bandgap off, LDO off, PGA off, ADC off, Temperature sensor off, SINC filter off		
1	1	x	x	Power down mode	Bandgap on, LDO on, PGA off, ADC off, Temperature sensor off, SINC filter off		
0	0	1	x	Sleep mode (External voltage must be supplied on LDO output pin)	Bandgap on, LDO off, PGA on, ADC off, Temperature sensor off, SINC filter on		
0	0	0	0	Normal mode (External voltage must be supplied on LDO output pin)	Bandgap on, LDO off, PGA on, ADC on, Temperature sensor on/off <sup>(1)</sup> , SINC filter on		
0	0	0	1	Reset mode (External voltage must be supplied on LDO output pin)	Bandgap on, LDO off, PGA on, ADC on, Temperature sensor on/off <sup>(1)</sup> , SINC filter Reset		
1	0	1	x	Sleep mode	Bandgap on, LDO on, PGA on, ADC off, Temperature sensor off, SINC filter on		
1	0	0	0	Normal mode	Bandgap on, LDO on, PGA on, ADC on, Temperature sensor on/off <sup>(1)</sup> , SINC filter on		
1	0	0	1	Reset mode	Bandgap on, LDO on, PGA on, ADC on, Temperature sensor on/off <sup>(1)</sup> , SINC filter Reset		

Note: 1. The Temperature Sensor can be switched on or off by configuring the CHSN[3:0] or CHSP[3:0] bits.

2. "x" means unknown

### A/D Operating Mode Summary

To enable the A/D converter, the first step is to disable the A/D converter power down and sleep mode by clearing the ADOFF and ADSLP bits to make sure the A/D converter is powered on. The ADRST bit in the ADCR0 register is used to start and reset the A/D converter after power on. When the microcontroller changes this bit from low to high and then low again, an analog to digital conversion in the SINC filter will be initiated. After this setup is completed, the A/D converter is ready for operation. These three bits are used to control the overall start operation of the internal analog to digital converter.

The EOC bit in the ADCR1 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set high by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D converter interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D converter internal interrupt signal will direct the program flow to the associated A/D converter internal interrupt address for processing. If the A/D converter internal interrupt is disabled, the microcontroller can poll the EOC bit in the ADCR1 register to check whether it has been set "1" as an alternative method of detecting the end of an A/D conversion cycle. The A/D converted data will be updated continuously by the new converted data. If the A/D converted data latch function is enabled, the latest converted data will be latched and the following new converted data will be discarded until this data latch function is disabled.

The clock source for the A/D converter should be typically fixed at a value of 4MHz, which originates from the system clock  $f_{SYS}$ , and can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the ADCK4~ADCK0 bits in the ADCS register to obtain a 4MHz clock source for the A/D converter.

Rev. 1.10 76 November 04, 2019



The differential reference voltage supply to the A/D converter can be supplied from an external reference source, VREFP and VREFN.

### Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
   Enable the power LDO for PGA and ADC.
- Step 2
   Select the PGA, ADC, reference voltage gains by PGAC0 register
- Step 3
   Select the PGA settings for input connection by PGAC1 register
- Step 4
   Select the required A/D conversion clock source by correctly programming bits ADCK4~ADCK0 in the ADCS register.
- Step 5
   Select output data rate by configuring the ADOR[2:0] bits in the ADCR0 register and FLMS[2:0] bits in the ADCR1 register.
- Step 6
   Select which channel is to be connected to the internal PGA by correctly programming the CHSP3~CHSP0 and CHSN3~CHSN0 bits which are also contained in the PGACS register.
- Step 7
   Release the power down mode and sleep mode by clearing the ADOFF and ADSLP bits in ADCR0 register.
- Step 8
   Reset the A/D converter by setting the ADRST to high in the ADCR0 register and then clearing this bit to zero to release the reset status.
- Step 9
   If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, ADE, must both be set high to do this.
- Step 10 To check when the analog to digital conversion process is complete, the EOC bit in the ADCR1 register can be polled. The conversion process is complete when this bit goes high. When this occurs the A/D converter data registers ADRL, ADRM and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D converter interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOC bit in the ADCR1 register is used, the interrupt enable step above can be omitted.

### **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D converter internal circuitry can be switched off to reduce power consumption, by setting the ADOFF bit high. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines.

Rev. 1.10 77 November 04, 2019



### A/D Converter Transfer Function

These devices contain a 24-bit Delta Sigma A/D converter and its full-scale converted digitized value is from 8388607 to -8388608 in decimal value. The converted data format is formed using a two's complement binary value. The MSB of the converted data is the signed bit. Since the full-scale analog input value is equal to the amplified value of the differential reference input voltage,  $\Delta VR_I$ , this gives a single bit analog input value of  $\Delta VR_I$  divided by 8388608.

$$1 LSB = \Delta VR I / 8388608$$

The A/D converter input voltage value can be calculated using the following equation:

$$\Delta SI_I = (PGAGN \times ADGN \times \Delta DI \pm) + DCSET$$
  
 $\Delta VR_I = VREFGN \times \Delta VR \pm$   
ADC Conversion Data =  $(\Delta SI_I / \Delta VR_I) \times K$ 

Where K is equal to 223

Note: 1. The PGAGN, ADGN, VREFGN values are decided by the PGS[2:0], AGS[1:0], VGS[1:0] control bits.

- 2. ΔSI I: Differential Input Signal after amplification and offset adjustment.
- 3. PGAGN: Programmable Gain Amplifier gain
- 4. ADGN: A/D converter gain
- 5. VREFGN: Reference voltage gain
- 6. ΔDI±: Differential input signal derived from external channels or internal signals
- 7. DCSET: Offset voltage
- 8. ΔVR±: Differential Reference voltage
- 9. ΔVR\_I: Differential Reference input voltage after amplification


Due to the digital system design of the Delta Sigma A/D converter, the maximum A/D converted value is 8388607 and the minimum value is -8388608. Therefore, there is a middle value of 0. The ADC\_Conversion\_Data equation illustrates this range of converted data variation.

A/D Conversion Data (2's complement, Hexadecimal)	Decimal Value
0x7FFFF	8388607
0x800000	-8388608

A/D Conversion Data Range

The above A/D conversion data table illustrates the range of A/D conversion data.

The following diagram shows the relationship between the DC input value and the A/D converted data which is presented using Two's Complement.



Rev. 1.10 78 November 04, 2019



### A/D Converted Data

The A/D converted data is related to the input voltage and the PGA selections. The format of the A/D converter output is a two's complement binary code. The length of this output code is 24 bits and the MSB is a signed bit. When the MSB is "0", this represents a "positive" input. If the MSB is "1", this represents a "negative" input. The maximum value is 8388607 and the minimum value is -8388608. If the input signal is greater than the maximum value, the converted data is limited to 8388607, and if the input signal is less than the minimum value, the converted data is limited to -8388608.

### A/D Converted Data to Voltage

The converted data can be recovered using the following equations:

If MSB = 0 – Positive Converted data

$$Input\ Voltage = \frac{(Converted\_data) \times LSB-DCSET}{PGAGN \times ADGN}$$


If the MSB = 1 - Negative Converted data

$$Input\ voltage = \frac{(Two's\_complement\_of\_Converted\_data) \times LSB-DCSET}{PGAGN \times ADGN}$$

Note: Two's complement = One's complement +1

### **Temperature Sensor**

An internal temperature sensor is integrated within the device to allow compensation for temperature effects. By selecting the PGA input channels to the  $V_{TSOP}$  and  $V_{TSON}$  signals, the A/D converter can obtain temperature information and allow compensation to be carried out on the A/D converted data. The following block diagram illustrates the functional operation for the temperature sensor.



**Temperature Sensor Structure** 

Rev. 1.10 79 November 04, 2019



end

### A/D Conversion Programming Example

### Example: Using an EOC polling method to detect the end of conversion

```
#include BH67f5235.inc
data .section 'data'
   adc_result data 1 db ?
    adc result data m db ?
    adc result data h db ?
code .section 'code'
start:
    clr ADE
                             ; disable ADC interrupt
    mov a, 083H
                              ; Power control for PGA, ADC
                                 ; PWRC=10000011, LDO enable, LDO Bypass disable,
    mov PWRC, a
                              ; LDO output voltage: 3.3V
    mov a, 000H
    mov PGACO, a
                              ; PGA gain=1, ADC gain=1, VREF gain=1
    mov a, 000H
    mov PGAC1, a
                              ; INIS, INX, DCSET in default value
    clr ADOR2
                               ; for 10Hz output data rate, ADOR[2:0]=001, FLMS[2:0]=000
    clr ADOR1
    set ADOR0
    clr FLMS2
    clr FLMS1
    clr FLMS0
    clr ADOFF
                             ; ADC exit power down mode.
    set ADRST
                             ; ADC in reset mode
    clr ADRST
                             ; ADC in conversion (continuous mode)
    clr EOC
                             ; Clear "EOC" flag
loop:
    snz EOC
                             ; Polling "EOC" flag
    jmp loop
                              ; Wait for read data
    clr adc result data h
    clr adc result data m
    clr adc result data 1
    set ADCDL
                              ; enable data latch
    mov a, ADRL
    mov adc_result_data_l, a ; Get Low byte ADC value
    mov a, ADRM
    mov adc result data m, a
                             ; Get Middle byte ADC value
    mov a, ADRH
    mov adc_result_data_h, a
                             ; Get High byte ADC value
get adc_value_ok:
    clr ADCDL
                              ; disable data latch
    clr EOC
                              ; Clearing read flag
    jmp loop
                              ; for next data read
```

Rev. 1.10 80 November 04, 2019



### **LCD Driver**

For large volume applications, which incorporate an LCD in their design, the use of a custom display rather than a more expensive character based display reduces costs significantly. However, the corresponding COM and SEG signals required, which vary in both amplitude and time, to drive such a custom display require many special considerations for proper LCD operation to occur. This device contains an LCD Driver function, which with their internal LCD signal generating circuitry and various options will automatically generate these time and amplitude varying signals to provide a means of direct driving and easy interfacing to a range of custom LCDs.


	Driver No.	Duty	Bias	Bias Type	Wave Type
Г	16×4	1/4	1/3	R type	A or B

### **LCD Display Data Memory**

An area of Data Memory is especially reserved for use for the LCD display data. This data area is known as the LCD Display Data Memory. Any data written here will be automatically read by the internal display driver circuits, which will in turn automatically generate the necessary LCD driving signals. Therefore any data written into this Memory will be immediately reflected into the actual display connected to the microcontroller.

The LCD Memory is in its own independent Bank 4 area. The Data Memory bank to be used is chosen by using the Bank Pointer register, which is a special function register in the Data Memory, with the name, BP. To access the LCD Memory therefore requires first that Bank 4 is selected by writing a value of 04H to the BP register. After this, the memory can then be accessed by using indirect addressing through the use of Memory Pointer, MP1. With Bank 4 selected, then using MP1 to read or write to the memory area, starting with address "00H", will result in operations to the LCD Memory.

The accompanying LCD Memory Map diagrams shows how the internal LCD Memory is mapped to the Segments and Commons of the display for the device.



Rev. 1.10 81 November 04, 2019



### **LCD Clock Source**

The LCD clock source is the internal clock signal,  $f_{SUB}$ , divided by 8 using an internal divider circuit. The  $f_{SUB}$  internal clock is supplied by the LIRC oscillator. For proper LCD operation, this arrangement is provided to generate an ideal LCD clock source frequency of 4 kHz.

### **LCD** Register

There are control registers, named as LCDC and LCDCP, in the Data Memory which is used to control the various setup features of the LCD Driver.

Various bits in this registers control functions such as LCD wave type, bias current selection together with the overall LCD enable/disable control. The LCDEN bit in the LCDC register, which provides the overall LCD enable/disable function, will only be effective when the device is in the FAST, SLOW or IDLE Mode. If the device is in the SLEEP Mode then the display will always be disabled. The TYPE bit in the LCDC register is used to select whether Type A or Type B LCD waveform signals are used.

The LCDPR bit in the LCDCP register is used to select the PLCD pin or the internal charge pump regulator to supply the power for the R type LCD COMs and SEGs pins. Bits CPVS1 and CPVS0 in the same register are used to select an appropriate charge pump output voltage level.

Register Name		Bit										
	7	6	5	4	3	2	1	0				
LCDC	TYPE	_	_	_	_	LCDIS1	LCDIS0	LCDEN				
LCDCP	_	_	_	_	LCDPR	_	CPVS1	CPVS0				

**LCD Registers List** 

### LCDC Register

Bit	7	6	5	4	3	2	1	0
Name	TYPE	_	_	_	_	LCDIS1	LCDIS0	LCDEN
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TYPE:** LCD waveform type selection

0: Type A 1: Type B

Bit 6~3 Unimplemented, read as "0"

Bit 2~1 LCDIS1~LCDIS0: LCD Bias Current Selection (V<sub>A</sub>=PLCD=V<sub>DD</sub>, 1/3 bias)

00: 25μA 01: 50μA 10: 100μA 11: 200μA

Bit 0 LCDEN: LCD Enable Control

0: Disable 1: Enable

In the FAST, SLOW or IDLE mode, the LCD on/off function can be controlled by this bit. However, in the SLEEP mode, the LCD function is always switched off.

Rev. 1.10 82 November 04, 2019



### LCDCP Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	LCDPR	_	CPVS1	CPVS0
R/W	_	_	_	_	R/W	_	R/W	R/W
POR	_	_	_	_	0	_	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 LCDPR: LCD Power selection

0: From PLCD pin1: Internal charge pump

When the LCDPR bit is cleared to zero, the LCD power will be derived from the

PLCD pin and internal charge pump circuit will be disabled.


Bit 2 Unimplemented, read as "0"

Bit 1~0 **CPVS1~CPVS0**: Charge pump output voltage selection

00: 3.3V 01: 3.0V 10: 2.7V 11: 4.5V

### **LCD Internal Charge Pump**

The LCD COMs and SEGs pins can be powered up by the PLCD pin input or the internal charge pump regulator, selected by the LCDPR bit in the LCDCP register. When the LCDPR bit is set low, the LCD power is supplied by the external PLCD pin. If the LCDPR bit is set high, the LCD driver power is supplied by the internal charge pump circuit. There are four charge pump output voltage levels which are selected by the CPVS1~CPVS0 bits in the LCDCP register. If the internal charge pump circuit is used, an external  $4.7\mu F$  capacitor should be connected to the external PLCD pin for output voltage stability.



Note: 1. When LCDPR=1, an external  $4.7\mu F$  capacitor should be connected to the PLCD pin; when LCDPR=0, the capacitor can be removed.

Only when the LCDEN and LCDPR bits are both 1, the internal charge pump can be enabled.
 LCD Internal Charge Pump Circuit




LCDEN	LCDPR	CPVS[1:0]	LCD Power Supply
0	Х	XX	LCD Driver Off
1	0	xx	From PLCD pin
		00	Charge Pump Circuit output, 3.3V
4	4	01	Charge Pump Circuit output, 3.0V
l I	l I	10	Charge Pump Circuit output, 2.7V
		11	Charge Pump Circuit output, 4.5V

"x": Don't care

**LCD Driver Power Supply** 

### **LCD Voltage Source and Biasing**

For the R type 1/3 bias scheme, four voltage levels  $V_{SS}$ ,  $V_A$ ,  $V_B$  and  $V_C$  are utilised. The voltage  $V_A$  can be powered from the PLCD pin or from the internal charge pump regulator, which is selected by the LCDPR bit in the LCDCP register. The voltage  $V_B$  is equal to  $V_A \times 2/3$  while  $V_C$  is equal to  $V_A \times 1/3$ .



Note: When the R type LCD is disabled, the DC path will be not existed.

**R Type Bias Configurations** 

### **LCD Reset Status**

The LCD has an internal reset function that is an OR function of the inverted LCDEN bit in the LCDC register and the SLEEP function. Clearing the LCDEN bit to zero will reset the LCD function. The LCD function will also be reset after the device enters the SLEEP mode even if the LCDEN bit is set to "1" to enable the LCD driver function.

When the LCDEN bit is set to "1" to enable the LCD driver and then an MCU reset occurs, the LCD driver will be reset and the COM and SEG output will be in a floating state during the MCU reset duration. The reset operation will take a time of  $t_{RSTD}+t_{SST}$ . Refer to the System Start Up Time Characteristics for  $t_{RSTD}$  and  $t_{RSTD}$ 

MCU Reset	SLEEP Mode	LCDEN	LCD Reset	COM & SEG Voltage Level
No	Off	1	No	Normal Operation
No	Off	0	Yes	Low
No	On	Х	Yes	Low
Yes	х	Х	Yes	Floating

"x": Don't care

Note: The watchdog time-out reset in the IDLE or SLEEP Mode is excluded from the MCU Reset conditions.

### **LCD Reset Status**

Rev. 1.10 84 November 04, 2019



# **LCD Driver Output**

The output structure of the LCD driver can be  $16\times4$ . The LCD driver bias type is R type and has a fixed bias value of 1/3.


The nature of Liquid Crystal Displays require that only AC voltages can be applied to their pixels as the application of DC voltages to LCD pixels may cause permanent damage. For this reason the relative contrast of an LCD display is controlled by the actual RMS voltage applied to each pixel, which is equal to the RMS value of the voltage on the COM pin minus the voltage applied to the SEG pin. This differential RMS voltage must be greater than the LCD saturation voltage for the pixel to be on and less than the threshold voltage for the pixel to be off.

The requirement to limit the DC voltage to zero and to control as many pixels as possible with a minimum number of connections requires that both a time and amplitude signal is generated and applied to the application LCD. These time and amplitude varying signals are automatically generated by the LCD driver circuits in the microcontroller. What is known as the duty determines the number of common lines used, which are also known as backplanes or COMs. The duty, which is to have a value of 1/4 and which equates to a COM number of 4, therefore defines the number of time divisions within each LCD signal frame. Two types of signal generation are also provided, known as Type A and Type B, the required type is selected via the TYPE bit in the LCDC register. Type B offers lower frequency signals, however, lower frequencies may introduce flickering and influence display clarity.


Rev. 1.10 85 November 04, 2019



### R Type, 4 COM, 1/3 Bias







LCD Driver Output - Type B, 1/4 duty, 1/3 bias




# **Programming Considerations**

Certain precautions must be taken when programming the LCD. One of these is to ensure that the LCD Memory is properly initialised after the microcontroller is powered on. Like the General Purpose Data Memory, the contents of the LCD Memory are in an unknown condition after power-on. As the contents of the LCD Memory will be mapped into the actual display, it is important to initialise this memory area into a known condition soon after applying power to obtain a proper display pattern.

Consideration must also be given to the capacitive load of the actual LCD used in the application. As the load presented to the microcontroller by LCD pixels can be generally modeled as mainly capacitive in nature, it is important that this is not excessive, a point that is particularly true in the case of the COM lines which may be connected to many LCD pixels. The accompanying diagram depicts the equivalent circuit of the LCD.

One additional consideration that must be taken into account is what happens when the microcontroller enters the IDLE or SLOW Mode. The LCDEN control bit in the LCDC register permits the display to be powered off to reduce power consumption. If this bit is zero, the driving signals to the display will cease, producing a blank display pattern but reducing any power consumption associated with the LCD.

After Power-on, note that as the LCDEN bit will be cleared to zero, the display function will be disabled.



Rev. 1.10 88 November 04, 2019



# **Touch Key Function**

The device provides multiple touch key functions. The touch key function is fully integrated and requires no external components, allowing touch key functions to be implemented by the simple manipulation of internal registers.

### **Touch Key Structure**

The touch keys are pin-shared with the PA1 and PA3 I/O pins, with the desired function chosen via the corresponding selection register bits. Keys are organised into one group known as module 0, M0. The module is a fully independent set of two Touch Keys and has its own oscillator. The module contains its own control logic circuits and register set.

Total Key Number	Touch Key	Shared I/O Pin
2	KEY1, KEY2	PA1, PA3

**Touch Key Structure** 

### **Touch Key Register Definition**

The touch key module 0, which contains two touch key functions, has its own suite registers. The following table shows the register set for the touch key module.

Register Name	Description
TKTMR	Touch Key 8-bit time slot counter preload register
TKC0	Counter on or off and clear control/reference clock control/Start bit
TK16DL	Touch key function 16-bit counter low byte contents
TK16DH	Touch key function 16-bit counter high byte contents
TKC1	Touch key OSC frequency select
TKM016DL	Touch key Module 0 16-bit C/F counter low byte contents
TKM016DH	Touch key Module 0 16-bit C/F counter high byte contents
TKM0ROL	Touch key Module 0 Reference OSC internal capacitor select low byte
TKM0ROH	Touch key Module 0 Reference OSC internal capacitor select high byte
TKM0C0	Touch key Module 0 Control Register 0 – Key Select
TKM0C1	Touch key Module 0 Control Register 1 – Key oscillator control/Reference oscillator control/ Touch key control

**Touch Key Function Register Definition** 

Register				В	it			
Name	7	6	5	4	3	2	1	0
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0
TKC0	_	TKRCOV	TKST	TKCFOV	TK16OV	_	TK16S1	TK16S0
TKC1	_	_	_	_	_	_	TKFS1	TKFS0
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKM0C0	M0MXS1	M0MXS0	M0DFEN	M0FILEN	M0SOFC	M0SOF2	M0SOF1	M0SOF0
TKM0C1	M0TSS	_	M0R0EN	M0K0EN	_	_	M0K2EN	M0K1EN
TKM016DL	D7	D6	D5	D4	D3	D2	D1	D0
TKM016DH	D15	D14	D13	D12	D11	D10	D9	D8
TKM0ROL	D7	D6	D5	D4	D3	D2	D1	D0
TKM0ROH	_	_	_	_	_	_	D9	D8

**Touch Key Module Register List** 

Rev. 1.10 89 November 04, 2019

### TKTMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Touch Key 8-bit time slot counter preload register

The touch key time slot counter preload register is used to determine the touch key time slot overflow time. The time slot unit period is obtained by a 5-bit counter and equal to 32 time slot clock cycles. Therefore, the time slot counter overflow time is equal to the following equation shown.

Time slot counter overflow time =  $(256 - TKTMR[7:0]) \times 32t_{TSC}$ , where  $t_{TSC}$  is the time slot counter clock period.

### TKC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	TKRCOV	TKST	TKCFOV	TK16OV	_	TK16S1	TK16S0
R/W	_	R/W	R/W	R/W	R/W	_	R/W	R/W
POR	_	0	0	0	0	_	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 TKRCOV: Touch key time slot counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit can be accessed by application program. When this bit is set by touch key time slot counter overflow, the corresponding touch key interrupt request flag will be set. However, if this bit is set by application program, the touch key interrupt request flag will not be affected. Therefore, this bit cannot be set by application program but must be cleared to 0 by application program.

If the time slot counter overflows, the TKRCOV bit and the Touch Key Interrupt request flag, TKMF, will be set and all module key oscillators and reference oscillators will automatically stop. The touch key module 0 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.

Bit 5 TKST: Touch key detection Start control

0: Stopped or no operation

0→1: Start detection

The touch key module 0 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the touch key module 0 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.

Bit 4 **TKCFOV**: Touch key module 0 16-bit C/F counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key module 0 16-bit C/F counter overflow and must be cleared to 0 by application program.

Bit 3 **TK16OV**: Touch key function 16-bit counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key function 16-bit counter overflow and must be cleared to 0 by application programs.

Rev. 1.10 90 November 04, 2019



Bit 2 Unimplemented, read as "0"

Bit 1~0 TK16S1~TK16S0: Touch key function 16-bit counter clock source select

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/2 10: f<sub>SYS</sub>/4 11: f<sub>SYS</sub>/8

### • TKC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	TKFS1	TKFS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	1	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TKFS1~TKFS0: Touch key OSC frequency select

00: 1MHz 01: 3MHz 10: 7MHz 11: 11MHz

### • TK16DH/TK16DL - Touch Key Function 16-bit Counter Register Pair

Register		TK16DH								TK16DL						
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key function 16-bit counter value. This 16-bit counter can be used to calibrate the reference or key oscillator frequency. When the touch key time slot counter overflows, this 16-bit counter will be stopped and the counter content will be unchanged. This register pair will be cleared to zero when the TKST bit is set low.

### • TKM016DH/TKM016DL - Touch key module 0 16-bit C/F Counter Register Pair

Register		TKM016DH									TKM016DL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0		
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R		
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

This register pair is used to store the touch key module 0 16-bit C/F counter value. This 16-bit C/F counter will be stopped and the counter content will be kept unchanged when the touch key time slot counter overflows. This register pair will be cleared to zero when the TKST bit is set low.

# • TKM0ROH/TKM0ROL – Touch key module 0 Reference Oscillator Capacitor Select Register Pair

Register		TKM0ROH								TKM0ROL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Name	_	_	_	_	_	_	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
R/W	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	_	_	_	_	_	_	0	0	0	0	0	0	0	0	0	0	

This register pair is used to store the touch key module 0 reference oscillator capacitor value.

The reference oscillator internal capacitor value =  $(TKM0RO[9:0] \times 50pF) / 1024$ 

### • TKM0C0 Register

Bit	7	6	5	4	3	2	1	0
Name	M0MXS1	M0MXS0	M0DFEN	M0FILEN	M0SOFC	M0SOF2	M0SOF1	M0SOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **M0MXS1~M0MXS0**: Multiplexer key Select

00: KEY1 01: KEY2 10: Reserved 11: Reserved

Bit 5 MODFEN: Touch key module 0 multi-frequency control

0: Disable 1: Enable

This bit is used to control the touch key oscillator frequency doubling function. When this bit is set to 1, the key oscillator frequency will be doubled.

Bit 4 M0FILEN: Touch key module 0 filter function control

0: Disable 1: Enable

Bit 3 M0SOFC: Touch key module 0 C to F oscillator frequency hopping function control select

0: Controlled by the M0SOF2~M0SOF0

1: Controlled by hardware circuit

This bit is used to select the touch key oscillator frequency hopping function control method. When this bit is set to 1, the key oscillator frequency hopping function is controlled by the hardware circuit regardless of the M0SOF2~M0SOF0 bits value.

Bit 2~0 M0SOF2~M0SOF0: Touch key module 0 Reference and Key oscillators hopping frequency select (M0SOFC=0)

000: 1.020MHz 001: 1.040MHz 010: 1.059MHz 011: 1.074MHz 100: 1.085MHz 101: 1.099MHz 110: 1.111MHz 111: 1.125MHz

These bits are used to select the touch key oscillator frequency for the hopping function. Note that these bits are only available when the M0SOFC bit is cleared to 0.

The frequency mentioned here will be changed when the external or internal capacitor is with different values. If the touch key operates at 1MHz frequency, users can adjust the frequency in scale when any other frequency is selected.

### • TKM0C1 Register

Bit	7	6	5	4	3	2	1	0
Name	M0TSS	_	M0R0EN	M0K0EN	_	_	M0K2EN	M0K1EN
R/W	R/W	_	R/W	R/W	_	_	R/W	R/W
POR	0	_	0	0	_	_	0	0

Bit 7 M0TSS: Touch key module 0 time slot counter clock source select

0: Touch key module 0 reference oscillator

 $1: f_{SYS}/4$ 

Bit 6 Unimplemented, read as "0"



Bit 5 MOROEN: Touch key module 0 Reference oscillator control

0: Disable 1: Enable

Bit 4 M0KOEN: Touch key module 0 Key oscillator control

0: Disable 1: Enable

Bit 3~2 Unimplemented, read as "0"

Bit 1 M0K2EN: Touch key module 0 Key 2 control


0: Disable 1: Enable

Bit 0 M0K1EN: Touch key module 0 Key 1 control

0: Disable 1: Enable

# **Touch Key Operation**

When a finger touches or is in proximity to a touch pad, the capacitance of the pad will increase. By using this capacitance variation to change slightly the frequency of the internal sense oscillator, touch actions can be sensed by measuring these frequency changes. Using an internal programmable divider the reference clock is used to generate a fixed time period. By counting a number of generated clock cycles from the sense oscillator during this fixed time period touch key actions can be determined.



**Touch Key Scan Mode Timing Diagram** 

The touch key module 0 contains two touch key inputs which are shared with logical I/O pins, and the desired function is selected using pin-shared function selection register bits. Each touch key has its own independent sense oscillator. Therefore, there are two sense oscillators within the touch key module 0.

During this reference clock fixed interval, the number of clock cycles generated by the sense oscillator is measured, and it is this value that is used to determine if a touch action has been made or not. At the end of the fixed reference clock time interval a Touch Key interrupt signal will be generated.

Rev. 1.10 93 November 04, 2019

# 24-bit Delta Sigma A/D Flash MCU Integrated LCD Driver & 2 Touch Keys

The touch key module 0 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter in the module will be automatically cleared when the TKST bit is cleared to zero, but the 8-bit programmable time slot counter will not be cleared. The overflow time is setup by user. When the TKST bit changes from low to high, the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched on.

The key oscillator and reference oscillator in the module will be automatically stopped and the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched off when the time slot counter overflows. The clock source for the time slot counter is sourced from the reference oscillator or fsys/4 which is selected using the M0TSS bit in the TKM0C1 register. The reference oscillator and key oscillator will be enabled by setting the M0ROEN bit and M0KOEN bits in the TKM0C1 register.

When the time slot counter overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled.

### **Touch Key Interrupt**

The touch key only has single interrupt, when the time slot counter overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled. The 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter in the module will be automatically cleared. More details regarding the touch key interrupt is located in the interrupt section of the datasheet.

### **Programming Considerations**

After the relevant registers are setup, the touch key detection process is initiated by changing the TKST bit from low to high. This will enable and synchronise all relevant oscillators. The TKRCOV flag which is the time slot counter flag will go high when the counter overflows. When this happens an interrupt signal will be generated. As the TKRCOV flag will not be automatically cleared, it has to be cleared by the application program.

The TKCFOV flag which is the 16-bit C/F counter overflow flag will go high when any of the Touch key module 0 16-bit C/F counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

The TK16OV flag which is the 16-bit counter overflow flag will go high when the 16-bit counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

When the external touch key size and layout are defined, their related capacitances will then determine the sensor oscillator frequency.

Rev. 1.10 94 November 04, 2019



# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by various internal functions such as the Timer Module (TM), Time Bases, Touch key function and the A/D converter.

### **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory. The registers fall into three categories. The first is the INTC0~INTC1 registers which setup the primary interrupts. The second is the MFI register which setups the Multi-function interrupt. Finally there is an INTEG register to setup the external interrupts trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
External interrupt	INTnE	INTnF	n=0~1
A/D converter	ADE	ADF	_
Multi-function	MFE	MFF	_
Time Base	TBnE	TBnF	n=0~1
Touch key	TKME	TKMF	_
СТМ	CTMPE	CTMPF	
CTM	CTMAE	CTMAF	_

### **Interrupt Register Bit Naming Conventions**

Register	Bit								
Name	7	7 6 5 4 3 2 1							
INTEG	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0	
INTC0	_	ADF	INT1F	INT0F	ADE	INT1E	INT0E	EMI	
INTC1	TKMF	TB1F	TB0F	MFF	TKME	TB1E	TB0E	MFE	
MFI	_	_	CTMAF	CTMPF	_	_	CTMAE	CTMPE	

### **Interrupt Register List**

### INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Rev. 1.10 95 November 04, 2019

Bit 3~2 INT1S1~INT1S0: Interrupt Edge Control for INT1 Pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt Edge Control for INT0 Pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

### INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	ADF	INT1F	INT0F	ADE	INT1E	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 ADF: A/D converter Interrupt Request Flag

0: No request1: Interrupt request

Bit 5 INT1F: External Interrupt 1Request Flag

0: No request1: Interrupt request

Bit 4 INT0F: External Interrupt 0 Request Flag

0: No request1: Interrupt request

Bit 3 ADE: A/D converter Interrupt Control

0: Disable 1: Enable

Bit 2 INT1E: External Interrupt 1 Control

0: Disable 1: Enable

Bit 1 INT0E: External Interrupt 0 Control

0: Disable 1: Enable

Bit 0 **EMI**: Global Interrupt Control

0: Disable 1: Enable

### • INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	TKMF	TB1F	TB0F	MFF	TKME	TB1E	TB0E	MFE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **TKMF**: Touch Key Module Interrupt Request Flag

0: No request1: Interrupt request

Bit 6 TB1F: Time Base 1 Interrupt Request Flag

0: No request1: Interrupt request



Bit 5 TB0F: Time Base 0 Interrupt Request Flag

0: No request1: Interrupt request

Bit 4 MFF: Multi-function Interrupt Request Flag

0: No request1: Interrupt request

Bit 3 **TKME**: Touch Key Module Interrupt Control

0: Disable 1: Enable

Bit 2 TB1E: Time Base 1 Interrupt Control

0: Disable 1: Enable

Bit 1 **TB0E**: Time Base 0 Interrupt Control

0: Disable 1: Enable

Bit 0 **MF0E**: Multi-function Interrupt Control

0: Disable 1: Enable

### MFI Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	CTMAF	CTMPF	_	_	CTMAE	CTMPE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 CTMAF: CTM CCRA Comparator Interrupt Request Flag

0: No request1: Interrupt request

Bit 4 CTMPF: CTM CCRP Comparator Interrupt Request Flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 CTMAE: CTM CCRA Comparator Interrupt Control

0: Disable 1: Enable

Bit 0 CTMPE: CTM CCRP Comparator Interrupt Control

0: Disable 1: Enable

### **Interrupt Operation**

When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP"



which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



# **External Interrupts**

The external interrupts are controlled by signal transitions on the pins INT0~INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register.

Rev. 1.10 98 November 04, 2019



When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input. The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

# A/D Converter Interrupt

The A/D converter Interrupt is controlled by the termination of an A/D conversion process. An A/D converter Interrupt request will take place when the A/D converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D converter Interrupt vector, will take place. When the interrupt is serviced, the A/D converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### **Multi-function Interrupt**

Within this device there are one Multi-function interrupt. Unlike the other independent interrupts, the multi-function interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag, MFF is set. The Multi-function interrupt flag will be set when any of its included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flag will be automatically reset when the interrupt is serviced, the request flag from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.


### **Time Base Interrupts**

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

Rev. 1.10 99 November 04, 2019



The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.



**Time Base Interrupt** 

### PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL1	CLKSEL0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>

# • TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	_	_	_	_	TB02	TB01	TB00
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB0ON**: Time Base 0 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

 $\begin{array}{l} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \\ \end{array}$ 

Rev. 1.10 100 November 04, 2019



### • TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB10N	_	_	_	_	TB12	TB11	TB10
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB1ON**: Time Base 1 Control

0: Disable 1: Enable

Unimplemented, read as "0"

Bit 2~0 TB12~TB10: Select Time Base 1 Time-out Period

 $\begin{array}{c} 000:\ 2^{8}/f_{PSC} \\ 001:\ 2^{9}/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \end{array}$ 

101:  $2^{13}/f_{PSC}$ 110:  $2^{14}/f_{PSC}$ 111:  $2^{15}/f_{PSC}$ 

### **Timer Module Interrupts**

Bit 6~3

The Compact Type TM has two interrupts. All of the TM interrupts are contained within the Multi-function Interrupt. The Compact Type TM has two interrupt request flags of CTMPF, CTMAF and two enable bits of CTMPE, CTMAE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector location, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

### **Touch Key Module Interrupt**

For a Touch Key interrupt to occur, the global interrupt enable bit, EMI, and the Touch Key interrupt enable bit, TKME, must be first set. An actual Touch Key interrupt will take place when the Touch Key interrupt request flag, TMKF, is set, a situation that will occur when the time slot counter overflows. When the interrupt is enabled, the stack is not full and the Touch Key time slot counter overflow occurs, a subroutine call to the relevant interrupt vector, will take place. When the interrupt is serviced, the Touch Key interrupt request flag will be automatically reset and the EMI bit will also be automatically cleared to disable other interrupts.

Rev. 1.10 101 November 04, 2019



### **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flag, MFF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.


Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine. To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.10 102 November 04, 2019



# **Application Circuits**





### **Instruction Set**

### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.10 104 November 04, 2019



### **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.10 105 November 04, 2019



# **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

### **Table Conventions**

x: Bits immediate datam: Data Memory address

A: Accumulator i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 Note	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 Note	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 Note	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 Note	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Deci	rement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 Note	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 Note	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 Note	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 Note	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С

Rev. 1.10 106 November 04, 2019



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Operation			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Operation			
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then up to two cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



# **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:operation} \begin{array}{ll} \text{Operation} & [m] \leftarrow ACC + [m] \\ \text{Affected flag(s)} & \text{OV, Z, AC, C} \end{array}$ 

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

Rev. 1.10 108 November 04, 2019



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ <br/>PDF  $\leftarrow 0$ 

Affected flag(s) TO, PDF

CLR WDT1 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in

conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will

have no effect.

Operation WDT cleared

 $\begin{array}{l} TO \leftarrow 0 \\ PDF \leftarrow 0 \end{array}$ 

Affected flag(s) TO, PDF

**CLR WDT2** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction

with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect.

Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

Rev. 1.10 109 November 04, 2019



**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C

**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

PDF  $\leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

Rev. 1.10 November 04, 2019



JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

**ORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

Rev. 1.10 111 November 04, 2019



**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

**RL [m]** Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

**RLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

**RLC [m]** Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

**RR [m]** Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

Rev. 1.10 112 November 04, 2019



**RRA [m]** Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

**RRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

**SBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None



**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$ 

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ** [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m].i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ 

Affected flag(s) OV, Z, AC, C

Rev. 1.10 114 November 04, 2019



SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

> The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

SWAP [m] Swap nibbles of Data Memory

The low-order and high-order nibbles of the specified Data Memory are interchanged. Description

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ** [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

> requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

Skip if Data Memory is 0 with data movement to ACC SZA [m]

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

 $ACC \leftarrow [m]$ Operation

Skip if [m]=0

None Affected flag(s)

SZ [m].i Skip if bit i of Data Memory is 0

If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires Description

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.10 115 November 04, 2019



**TABRD [m]** Read table (specific page or current page) to TBLH and Data Memory

Description The low byte of the program code addressed by the table pointer (TBHP and TBLP or only

TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to

TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**XOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A,x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z

Rev. 1.10 116 November 04, 2019



# **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information

Rev. 1.10 November 04, 2019



## 24-pin SSOP (150mil) Outline Dimensions








Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.236 BSC	_
В	_	0.154 BSC	_
С	0.008	_	0.012
C'	_	0.341 BSC	_
D	_	_	0.069
E	_	0.025 BSC	_
F	0.004	_	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°


Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	6.00 BSC	_
В	_	3.90 BSC	_
С	0.20	_	0.30
C'	_	8.66 BSC	_
D	_	_	1.75
E	_	0.635 BSC	_
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°

Rev. 1.10 118 November 04, 2019



## 28-pin SSOP (150mil) Outline Dimensions








Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.236 BSC	_
В	_	0.154 BSC	_
С	0.008	_	0.012
C'	_	0.390 BSC	_
D	_	_	0.069
E	_	0.025 BSC	_
F	0.004	_	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°


Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	_	6.0 BSC	_
В	_	3.9 BSC	_
С	0.20	_	0.30
C,	_	9.9 BSC	_
D	_	_	1.75
E	_	0.635 BSC	_
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.10	_	0.25
α	0°	_	8°


Rev. 1.10 119 November 04, 2019



### SAW Type 32-pin QFN (4mm×4mm×0.75mm) Outline Dimensions







Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	_	0.008 BSC	_
b	0.006	0.008	0.010
D	_	0.157 BSC	_
E	_	0.157 BSC	_
е	_	0.016 BSC	_
D2	0.104	0.106	0.108
E2	0.104	0.106	0.108
L	0.014	0.016	0.018
K	0.008	_	_

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.700	0.750	0.800
A1	0.000	0.020	0.050
A3	_	0.203 BSC	_
b	0.150	0.200	0.250
D	_	4.000 BSC	_
E	_	4.000 BSC	_
е	_	0.400 BSC	_
D2	2.650	2.700	2.750
E2	2.650	2.700	2.750
L	0.350	0.400	0.450
K	0.200	_	_

Rev. 1.10 120 November 04, 2019



Copyright<sup>©</sup> 2019 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.

Rev. 1.10 121 November 04, 2019