

# I/O RF Transparent Transmission Flash MCU

# BC68F0031

Revision: V1.01 Date: April 11, 2017

www.holtek.com



# **Table of Contents**

Features	6
CPU Features	
Peripheral Features	6
General Description	7
Block Diagram	7
Pin Assignment	8
Pin Description	9
Absolute Maximum Ratings	
D.C. Characteristics	
Operating Voltage Characteristics	
Operating Current Characteristics	11
Standby Current Characteristics	12
A.C. Characteristics	12
High Speed Internal Oscillator – HIRC – Frequency Accuracy	12
Low Speed Internal Oscillator Characteristics – LIRC	13
System Start Up Time Characteristics	13
Memory Characteristics	14
LVR/LVD Electrical Characteristics	14
Input/Output Characteristics	15
Power-on Reset Characteristics	16
Power-on Reset Characteristics	17
System Architecture	. <b>17</b> 17
System Architecture	. <b>17</b> 17 18
System Architecture	. <b>17</b> 17 18 18
System Architecture  Clocking and Pipelining  Program Counter  Stack	. <b>17</b> 17 18 18
System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure	. 17 17 18 18 19
System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  Special Vectors	. 17 17 18 19 20 20
System Architecture  Clocking and Pipelining  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure.  Special Vectors  Look-up Table.	. 17 18 18 19 20 20 20
System Architecture  Clocking and Pipelining  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure.  Special Vectors  Look-up Table.  Table Program Example.	. 17 18 18 19 20 20 20
System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  Special Vectors  Look-up Table  Table Program Example  In Circuit Programming – ICP	. 17 18 19 20 20 20
System Architecture  Clocking and Pipelining  Program Counter.  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure.  Special Vectors  Look-up Table.  Table Program Example.  In Circuit Programming – ICP  On-Chip Debug Support – OCDS	. 17 17 18 19 20 20 20 20 21
System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  Special Vectors  Look-up Table  Table Program Example  In Circuit Programming – ICP  On-Chip Debug Support – OCDS.	. 17 17 18 19 20 20 21 21 23
System Architecture  Clocking and Pipelining	. 17 18 19 20 20 21 21 23 24
System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  Special Vectors  Look-up Table  Table Program Example  In Circuit Programming – ICP  On-Chip Debug Support – OCDS.	. 17 18 19 20 20 21 21 23 24
System Architecture  Clocking and Pipelining.  Program Counter Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory.  Structure.  Special Vectors.  Look-up Table  Table Program Example.  In Circuit Programming – ICP.  On-Chip Debug Support – OCDS  Data Memory.  Structure.  General Purpose Data Memory.  Special Purpose Data Memory.	17 18 19 20 20 21 22 23 24 24
System Architecture  Clocking and Pipelining  Program Counter  Stack  Arithmetic and Logic Unit – ALU  Flash Program Memory  Structure  Special Vectors  Look-up Table  Table Program Example  In Circuit Programming – ICP  On-Chip Debug Support – OCDS  Data Memory  Structure  General Purpose Data Memory	. 17 18 19 20 20 21 22 23 24 24 25



	Program Memory Bank Pointer – BP	21
	Accumulator – ACC	
	Program Counter Low Register – PCL	. 27
	Look-up Table Registers – TBLP, TBLH	. 27
	Status Register – STATUS	. 28
ΕE	EPROM Data Memory	30
	EEPROM Data Memory Structure	
	EEPROM Registers	30
	Reading Data from the EEPROM	. 32
	Writing Data to the EEPROM	. 32
	Write Protection	32
	EEPROM Interrupt	32
	Programming Considerations	33
<u>ر</u>	scillators	34
•	Oscillator Overview	
	System Clock Configurations	
	Internal High Speed RC Oscillator – HIRC	
	Internal 32kHz Oscillator – LIRC	
Λ.	perating Modes and System Clocks	
ΟĮ	System Clocks	
	System Operation Modes	
	Control Registers	
	Operating Mode Switching	
	Standby Current Considerations	
	Wake-up	
<b>.</b>	·	
VV	atchdog Timer	
	Watchdog Timer Clock Source	
	Watchdog Timer Operation	
_		
Re	eset and Initialisation	
	Reset Functions	
	Reset Initial Conditions	
ln	put/Output Ports	
	Pull-high Resistors	
	I/O Port Wake-up	
	I/O Port Control Registers	
	I/O Port Output Slew Rate Control Registers	
	I/O Port Output Current Control Registers	
	Pin-shared Functions	
	I/O Pin Structures	
	Programming Considerations	57



Timer Modules – TM	58
Introduction	
TM Operation	58
TM Clock Source	58
TM Interrupts	
TM External Pins	59
TM Input/Output Pin Selection	59
Programming Considerations	60
Compact Type TM -CTM	61
Compact TM Operation	
Compact Type TM Register Description	61
Compact Type TM Operating Modes	65
Standard Type TM – STM	71
Standard TM Operation	
Standard Type TM Register Description	
Standard Type TM Operation Modes	
Serial Peripheral Interface – SPI	
SPI Interface Operation	
SPI Registers	
SPI Communication	
SPI Bus Enable/Disable	
SPI Operation	
Error Detection	
Inter-Integrated Circuit – I <sup>2</sup> C	
1 <sup>2</sup> C Registers	
I <sup>2</sup> C Bus Communication	
1 <sup>2</sup> C Bus Start Signal	
I <sup>2</sup> C Slave Address	
I <sup>2</sup> C Bus Read/Write Signal	
I <sup>2</sup> C Bus Slave Address Acknowledge Signal	
I <sup>2</sup> C Bus Data and Acknowledge Signal	
I <sup>2</sup> C Time-out Control	
UART Interface	
UART External Pins	
UART Data Transfer Scheme.	
UART Status and Control Registers	
Baud Rate Generator	
UART Setup and Control	
UART Transmitter	
UART Receiver	
Managing Receiver Errors	
UART Interrupt Structure	
UART Power Down and Wake-up	116



Low Voltage Detector – LVD	117
LVD Register	117
LVD Operation	118
Interrupts	119
Interrupt Registers	
Interrupt Operation	124
External Interrupts	126
Time Base Interrupts	126
Multi-function Interrupts	128
TM Interrupts	128
EEPROM Interrupt	128
LVD Interrupt	129
UART Interrupt	129
I <sup>2</sup> C Interrupt	129
SPI Interrupt	130
Interrupt Wake-up Function	130
Programming Considerations	130
Application Circuits	131
Instruction Set	132
Introduction	132
Instruction Timing	132
Moving and Transferring Data	132
Arithmetic Operations	132
Logical and Rotate Operation	133
Branches and Control Transfer	133
Bit Operations	133
Table Read Operations	133
Other Operations	133
Instruction Set Summary	134
Table Conventions	
Instruction Definition	136
Package Information	145
8-pin SOP (150mil) Outline Dimensions	
16-pin NSOP (150mil) Outline Dimensions	147



### **Features**

#### **CPU Features**

- · Operating voltage
  - $f_{SYS} = 8MHz: 1.8V \sim 5.5V$
- TinyPower<sup>TM</sup> technology for low power operation
- Up to 0.5 $\mu$ s instruction cycle with 8MHz system clock at  $V_{DD} = 5V$
- · Power down and wake-up functions to reduce power consumption
- · Oscillator types:
  - Internal High Speed RC HIRC
  - Internal Low Speed 32kHz RC LIRC
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fast power on (20ms) structure
- Fully integrated internal 8MHz oscillator requires no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- 6-level subroutine nesting
- · Bit manipulation instruction

### **Peripheral Features**

- Flash Program Memory: 2K×16
- Data Memory: 128×8
- True EEPROM Memory: 32×8
- · Watchdog Timer function
- 14 bidirectional I/O lines
- Dual pin-shared external interrupts
- Multiple Timer Modules for time measurement, input capture, compare match output or PWM output or single pulse output function
  - Single Standard type 16-bit Timer Module STM
  - Single Compact type 10-bit Timer Modules CTM
- Serial Peripheral Interface SPI
- I<sup>2</sup>C Interface
- Fully-duplex Universal Asynchronous Receiver and Transmitter Interface UART
- Dual Time-Base functions for generation of fixed time interrupt signals
- · Low voltage reset function
- · Low voltage detect function
- · Package: 8-pin SOP and 16-pin NSOP

Rev. 1.01 6 April 11, 2017



# **General Description**


The BC68F0031 is a TinyPower<sup>TM</sup> 8-bit high performance RISC architecture microcontrollers especially designed for RF module applications. Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI, I<sup>2</sup>C and UART interface functions, three popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

Both high speed and low speed oscillator functions are provided which are fully integrated system oscillators requiring no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimize power consumption.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the device will find excellent use in applications which require interfacing to RF modules as well as a range of possible other applications.


# **Block Diagram**



Rev. 1.01 7 April 11, 2017



# **Pin Assignment**



Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by corresponding software control bits.

2. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available on the BC68V0031 device which is the OCDS EV chip for the BC68F0031 (16NSOP-A) device. The BC68V0031-10 is the OCDS EV chip for the BC68F0031 8-pin SOP.

Rev. 1.01 8 April 11, 2017



# **Pin Description**

The pins on the device can be referenced by their Port name, e.g. PA0, PA1 etc., which refer to the digital I/O function of the pins. However these Port pins are also shared with other functions such as the Serial Port pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	OPT	I/T	O/T	Description
I III I I III	7 GIIGHOII	PAS0	., 1	3/1	Doodiption
	PA0	PAPU PAWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/INT0/CTPB /ICPDA/OCDSDA	INT0	PAS0 IFS	ST	_	External Interrupt 0 input
	CTPB	PAS0	_	CMOS	CTM inverting output
	ICPDA	_	ST	CMOS	ICP address/data
	OCDSDA	_	ST	CMOS	OCDS data/address pin, for EV chip only
PA1/TX/SDA	PA1	PAS0 PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
/CTP	TX	PAS0	_	CMOS	UART TX serial data output
	SDA	PAS0	ST	NMOS	I <sup>2</sup> C data line
	CTP	PAS0	_	CMOS	CTM output
DAQ/DV/QQL/	PA2	PAS0 PAPU PAWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/RX/SCL/ CTCK/ICPCK/	RX	PAS0	ST	_	UART RX serial data input
OCDSCK	SCL	PAS0	ST	NMOS	I <sup>2</sup> C clock line
	CTCK	PAS0	ST	_	CTM clock input
	ICPCK	_	ST	_	ICP clock input
	OCDSCK	_	ST	_	OCDS clock (OCDS EV only)
PA3/RX/SCL	PA3	PAS0 PAPU PAWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	RX	PAS0	ST	_	UART RX serial data input
	SCL	PAS0	ST	NMOS	I <sup>2</sup> C clock line
PA4/CTP/INT0	PA4	PAS1 PAPU PAWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	CTP	PAS1	_	CMOS	CTM output
	INT0	PAS1 IFS	ST	_	External Interrupt 0 input
PA5/SDO/SDI/STP	PA5	PAS1 PAPU PAWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
17.0/000/00//00//	SDO	PAS1	_	CMOS	SPI serial data output
	SDI	PAS1	ST	_	SPI serial data input
	STP	PAS1	_	CMOS	STM output



# BC68F0031 I/O RF Transparent Transmission Flash MCU

Pin Name	Function	OPT	I/T	O/T	Description
PA6/SDI/SDO	PA6	PAS1 PAPU PAWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
/STPI/STCK	SDI	PAS1	ST	_	SPI serial data input
	SDO	PAS1	_	CMOS	SPI serial data output
	STPI	PAS1	ST	_	STM input
	STCK	PAS1	ST	_	STM clock input
PA7/SCK/STCK/	PA7	PAS1 PAPU PAWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
STPI	SCK	PAS1	ST	CMOS	SPI serial clock
	STCK	PAS1	ST	_	STM clock input
	STPI	PAS1	ST	_	STM capture input
PB0/INT1	PB0	PBS0 PBPU PBWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT1	PBS0 IFS	ST	_	External Interrupt 1 input
PB1/SCS/STPB	PB1	PBS0 PBPU PBWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SCS	PBS0	ST	CMOS	SPI slave select
	STPB	PBS0	_	CMOS	STM inverting output
PB2/INT1	PB2	PBS0 PBPU PBWU IFS	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT1	PBS0 IFS	ST	_	External Interrupt 1
РВ3	PB3	PBPU PBWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PB4	PB4	PBPU PBWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PB5	PB5	PBPU PBWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
VDD	VDD	_	PWR	_	Digital positive power supply
VSS	VSS	_	PWR	_	Digital negative power supply,ground.
NC	NC	_	_	_	Non-connected

Legend: I/T: Input type;

OPT: Optional by register option; ST: Schmitt Trigger input; NMOS: NMOS output O/T: Output type; PWR: Power;

CMOS: CMOS output;

Rev. 1.01 10 April 11, 2017



# **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}$ -0.3V to $V_{SS}$ +6.0V
Input Voltage	
Storage Temperature	50°C to 125°C
Operating Temperature	
I <sub>OL</sub> Total	80mA
Ioн Total	-80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# **D.C. Characteristics**

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

### **Operating Voltage Characteristics**

Ta = 25°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
		<b>V</b> <sub>DD</sub>	Conditions	IVIIII.			Ollit
\ <u></u>	Operating voltage – HIRC	_	f <sub>SYS</sub> = f <sub>HIRC</sub> = 8MHz	1.8	_	5.5	V
V <sub>DD</sub>	Operating voltage – LIRC	_	f <sub>SYS</sub> = f <sub>LIRC</sub> = 32KHz	2.2	_	5.5	V

#### **Operating Current Characteristics**

Ta = 25°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Syllibol	Farameter	V <sub>DD</sub>	Conditions	IVIIII.	iyp.	Wax.	Ullit
		2.2V		_	8	16	μA
I <sub>DD</sub>	SLOW Mode – LIRC	3V	f <sub>SYS</sub> = 32kHz	_	10	20	μA
		5V		_	30	50	μA
	FAST Mode – HIRC	2.2V		_	0.6	1.0	mA
		3V	f <sub>SYS</sub> = 8MHz	_	0.8	1.2	mA
		5V		_	1.6	2.4	mA
I	Additional current for HIRC enable	3V	f <sub>HIRC</sub> = 8MHz	_	180	270	μΑ
IHIRC		5V	f <sub>HIRC</sub> = 8MHz	_	370	550	μA
I	Additional current for LIRC enable	3V	fuge = 32kHz	_	_	2	μA
LIRC		5V	ILIRC - 32KHZ	_	_	2	μA

Notes: When using the characteristic table data, the following notes should be taken into consideration:

- Any digital inputs are setup in a non-floating condition.
- · All measurements are taken under conditions of no load and with all peripherals in an off state.
- There are no DC current paths.
- · All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.01 11 April 11, 2017



# **Standby Current Characteristics**

Ta = 25°C

Cumbal	Ctandby Made		Test Conditions  V <sub>DD</sub> Conditions		Тур.	Max.	Max.	Unit
Symbol	Standby Mode	<b>V</b> <sub>DD</sub>					85°C	Unit
		2.2V		_	0.2	0.6	0.7	μΑ
		3V	WDT off	_	0.2	0.8	1	μΑ
	SLEEP Mode	5V		_	0.5	1	1.2	μΑ
	SLEEP Mode	2.2V		_	1.2	2.4	2.9	μΑ
		3V	WDT on	_	1.5	3	3.6	μΑ
		5V		_	3	5	6	μΑ
I <sub>STB</sub>	IDLE0 Mode – LIRC	2.2V	f <sub>SUB</sub> on	_	2.4	4	4.8	μΑ
		3V		_	3	5	6	μΑ
		5V		_	5	10	12	μΑ
	IDLE1 Mode – HIRC	2.2V	f <sub>SUB</sub> on, f <sub>SYS</sub> = 8MHz		288	400	480	μΑ
		3V		_	360	500	600	μΑ
		5V		_	600	800	960	μΑ

Notes: When using the characteristic table data, the following notes should be taken into consideration:

- · Any digital inputs are setup in a non-floating condition.
- All measurements are taken under conditions of no load and with all peripherals in an off state.
- There are no DC current paths.
- All Standby Current values are taken after a HALT instruction execution thus stopping all instruction
  execution.

### A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

#### High Speed Internal Oscillator – HIRC – Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of 3V.

Ta=-40°C~85°C

Symbol	Parameter	Т	Min.	Тур.	Max.	Unit	
Syllibol		<b>V</b> <sub>DD</sub>	Temp.	IVIIII.	Typ.	IVIAA.	Oilit
	8 MHz writer trimmed HIRC frequency 2.2V	3V/5V	25°C	-1%	8	+1%	
			-40°C ~ 85°C	-2%	8	+2%	
f <sub>HIRC</sub>		2.2V~5.5V	25°C	-2.5%	8	+2.5%	MHz
			-40°C ~ 85°C	-3%	8	+3%	I
		1.8V ~ 5.5V	-40°C ~ 85°C	-10%	8	+10%	

Notes: 1. The 3V/5V values for V<sub>DD</sub> are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

2. The row below the 3V/5V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 1.8V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.

Rev. 1.01 12 April 11, 2017



# Low Speed Internal Oscillator Characteristics - LIRC

Ta = 25°C, unless otherwise specified

Symbol	Doromotor	To	est Conditions	Min	Тур.	Max.	Unit			
	Parameter	V <sub>DD</sub>	Temp.	Min.			Unit			
£	LIDC fraguancy	2.2\/. E.E\/	25°C	-5%	32	+5%	Izl I=			
TLIRC	LIRC frequency	LIRC frequency 2.	2.2V~5.5V	2.2V~5.5V	2.20~5.50	-40°C ~ 85°C	-10%	32	+10%	kHz
tstart	LIRC start up time	_	_	_	_	100	μs			

# **System Start Up Time Characteristics**

Ta = -40°C~85°C

Symbol	Parameter Test Conditions		Test Conditions	Min.	Tim	May	Unit	
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	Max.	Unit	
f <sub>SYS</sub>	System clock – HIRC	1.8V ~ 5.5V	$f_{SYS} = f_{HIRC} = 8MHz$	_	8	_	MHz	
	System Start-up Time	_	$f_{SYS} = f_H \sim f_H/64$ , $f_H = f_{HIRC}$	_	16	_	t <sub>HIRC</sub>	
	Wake-up from condition where f <sub>SYS</sub> is off	_	$f_{SYS} = f_{SUB} = f_{LIRC}$	_	2	_	t <sub>LIRC</sub>	
	System Start-up Time	_	$f_{SYS} = f_H \sim f_H/64$ , $f_H = f_{HIRC}$	_	2	_	t <sub>H</sub>	
t <sub>SST</sub>	Wake-up from condition where f <sub>SYS</sub> is on.	_	$f_{SYS} = f_{SUB} = f_{LIRC}$	_	2	_	t <sub>SUB</sub>	
	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode	SLOW Mode or —		_	16	_	t <sub>HIRC</sub>	
	System Reset Delay Time Reset source from Power-on reset or LVR hardware reset	_	RR <sub>POR</sub> = 5 V/ms		10	40		
trstd	System Reset Delay Time LVRC/WDTC/RSTC software reset	_	_	14	16	18	ms	
	System Reset Delay Time Reset source from WDT overflow reset	_	_	14	16	18	ms	
		_	No clock debounce	2	_	_	MHz	
	I <sup>2</sup> C standard mode (100kHz)	_	2 system clock debounce	4	_	_	MHz	
f <sub>i2C</sub>	15YS HEQUEICY	_	4 system clock debounce	8	_	_	MHz	
II2C	120 for the second of (4001) 1-1	_	No clock debounce	5	_	_	MHz	
	I <sup>2</sup> C fast mode (400kHz) f <sub>SYS</sub> frequency		2 system clock debounce	10	_	_	MHz	
	isis irequeitey	_	4 system clock debounce		_	_	MHz	
tsreset	Minimum software reset width to reset	_	_	45	90	120	μs	



# **Memory Characteristics**

Ta = -40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Typ	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIIII.	Тур.	wax.	Unit
V <sub>RW</sub>	V <sub>DD</sub> for Read / Write	_	_	$V_{\text{DDmin}}$	_	$V_{DDmax}$	V
Program	Flash / Data EEPROM Memory						
	Erase / Write Cycle Time – Flash Program Memory	_			2	3	ms
t <sub>DEW</sub>	Write Cycle Time – Data EEPROM Memory	_	_	_	4	6	ms
I <sub>DDPGM</sub>	Programming / Erase Current on V <sub>DD</sub>		_	_	_	5.0	mA
E <sub>P</sub>	Cell Endurance	_	_	100K	_	_	E/W
t <sub>RETD</sub>	ROM Data Retention Time		Ta = 25°C	_	40	_	Year
RAM Data	RAM Data Memory						
V <sub>DR</sub>	RAM data retention voltage	_	_	1.0	_	_	V

# **LVR/LVD Electrical Characteristics**

Ta = -40°C~85°C

Cumah al	Donomoton		Test Conditions	NA:	T	Mari	Unit	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit	
		_	LVR enable, voltage select 1.7V	- 5%	1.7	+ 5%		
		_	LVR enable, voltage select 1.9V	- 5%	1.9	+ 5%		
V <sub>LVR</sub>	Low voltage reset voltage	_	LVR enable, voltage select 2.55V	- 3%	2.55	+ 3%	V	
		_	LVR enable, voltage select 3.15V	- 3%	3.15	+ 3%		
		_	LVR enable, voltage select 3.8V	- 3%	3.8	+ 3%		
		_	LVD enable, voltage select 1.8V	- 5%	1.8	+ 5%		
		_	LVD enable, voltage select 2.0V	- 5%	2.0	+ 5%		
		_	LVD enable, voltage select 2.4V	- 5%	2.4	+ 5%		
VIVD	Low voltage detection	_	LVD enable, voltage select 2.7V	- 5%	2.7	+ 5%	V	
VLVD	voltage	_	LVD enable, voltage select 3.0V	- 5%	3.0	+ 5%	V	
		_	LVD enable, voltage select 3.3V	- 5%	3.3	+ 5%		
		_	LVD enable, voltage select 3.6V	- 5%	3.6	+ 5%		
		_	LVD enable, voltage select 4.0V	- 5%	4.0	+ 5%		
	Operating current	3V	LVD enable, LVR enable, V <sub>LVR</sub> = 1.9V, V <sub>LVD</sub> = 2V	_	_	10	μΑ	
I <sub>LVRLVD</sub>		5V	LVD enable, LVR enable, V <sub>LVR</sub> = 1.9V, V <sub>LVD</sub> = 2V	_	8	15	μΑ	
	IV/DO stable fire	_	For LVR enable, LVD off → on	_	_	15	μs	
t <sub>LVDS</sub>	LVDO stable time	_	For LVR disable, LVD off → on	_	_	150	μs	
t <sub>LVR</sub>	Minimum low voltage width to reset	_	_	120	240	480	μs	
t <sub>LVD</sub>	Minimum low voltage width to interrupt	_	_	60	120	240	μs	
I <sub>LVR</sub>	Additional current for LVR enable	5V	LVD disable	_	_	8	μΑ	
I <sub>LVD</sub>	Additional current for LVD enable	5V	LVR disable			8	μΑ	

Rev. 1.01 14 April 11, 2017



# **Input/Output Characteristics**

Ta = 25°C


Symbol Parameter			Test Conditions	Min	Tim	May	I I mid
Symbol			Conditions	Min.	Тур.	Max.	Unit
VIL	Input Low Voltage for I/O	5V	_	0	_	1.5	V
VIL	Ports	_	_	0		0.2V <sub>DD</sub>	<b>v</b>
$V_{IH}$	Input High Voltage for I/O	5V	_	3.5	_	5	V
	Ports		_	0.8V <sub>DD</sub>	_	V <sub>DD</sub>	-
R <sub>PH</sub>	Pull-high Resistance for I/O Ports (Note)	3V	_	20	60	100	kΩ
		5V		10	30	50	
I <sub>LEAK</sub>	Input Leakage Current	5V	$V_{IN} = V_{DD}$ or $V_{IN} = V_{SS}$	<u> </u>		±1	μΑ
		3V	SLEWC[m+1, m] = 00B (m = 0 or 2 or 4 or 6),	150		_	V/µs
		5V	0.1V <sub>DD</sub> to 0.9V <sub>DD</sub> ,C <sub>LOAD</sub> = 20pF	380	_	_	
		3V	SLEWC[m+1, m] = 01B	_	87	_	
0.0	Output Rising edge Slew	5V	(m = 0  or  2  or  4  or  6), $0.1V_{DD}$ to $0.9V_{DD}$ , $C_{LOAD} = 20pF$	_	240	_	V/µs
SR <sub>RISE</sub>	rate for I/O ports	3V	SLEWC[m+1, m] = 10B	_	45	_	
		5V	(m = 0  or  2  or  4  or  6), $0.1V_{DD}$ to $0.9V_{DD}$ , $C_{LOAD} = 20pF$	_	120	_	V/µs
		3V	SLEWC[m+1, m] = 11B	_	20	_	
		5V	(m = 0  or  2  or  4  or  6), $0.1V_{DD}$ to $0.9V_{DD}$ , $C_{LOAD} = 20pF$	_	60	_	V/µs
	Output Falling edge Slew rate for I/O ports	3V	SLEWC[m+1, m] = 00B	200	_	_	
		5V	(m = 0  or  2  or  4  or  6), 0.9V <sub>DD</sub> to 0.1V <sub>DD</sub> , C <sub>LOAD</sub> = 20pF	500	_	_	V/µs
		3V	SLEWC[m+1, m] = 01B	_	61	_	
		5V	(m = 0  or  2  or  4  or  6), $0.9V_{DD}$ to $0.1V_{DD}$ , $C_{LOAD} = 20pF$	_	180	_	V/µs
SR <sub>FALL</sub>		3V	SLEWC[m+1, m] = 10B	_	29	_	
		5V	(m = 0  or  2  or  4  or  6), 0.9V <sub>DD</sub> to 0.1V <sub>DD</sub> , C <sub>LOAD</sub> = 20pF	_	90	_	V/µs
		3V	SLEWC[m+1, m] = 11B	<u> </u>	15	_	
		5V	(m = 0  or  2  or  4  or  6), $0.9V_{DD}$ to $0.1V_{DD}$ , $C_{LOAD} = 20pF$	_	45	_	V/µs
		3V	$V_{OL} = 0.1V_{DD}, DRVCC[m] = 0$	1	2	_	mA
		5V	(m = 0,1,2,3)	2	4	_	mA
loL	Sink Current for I/O Pins	3V	V <sub>OL</sub> = 0.1V <sub>DD</sub> , DRVCC[m] = 1	5	10	_	mA
		5V	(m = 0,1,2,3)	10	20	_	mA
		3V	$V_{OH} = 0.9V_{DD}, DRVCC[m] = 0$	-1	-2	_	mA
I <sub>OH</sub>	Source Current for I/O Pins	5V	(m = 0,1,2,3)	-2	-4	_	mA
ЮН	Course Current for 1/O 1 1113	3V	$V_{OH} = 0.9V_{DD},DRVCC[m] = 1$	-1	-5	_	mA
		5V	(m = 0,1,2,3)	-5	-10	_	mA
t <sub>INT</sub>	External interrupt minimum pulse width	_	_	0.3	_	_	μs
	STM STCK input pin minimum pulse width	_	_	0.3	_	_	μs
t <sub>TCK</sub>	CTM CTCK input pin minimum pulse width	_	_	0.3	_	_	μs
t <sub>TPI</sub>	STM STPI input pin minimum pulse width	_	_	0.3	_	_	μs

Note: The  $R_{PH}$  internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the input sink current at the specified supply voltage level. Dividing the voltage by this measured current provides the  $R_{PH}$  value.



# **Power-on Reset Characteristics**

Symbol	Parameter		est Conditions	Min.	Typ.	Max.	Unit
Syllibol			Conditions	IVIIII.	Typ.	IVIAX.	
V <sub>POR</sub>	V <sub>DD</sub> start voltage to ensure power-on reset	_	_	_	_	100	mV
RR <sub>POR</sub>	V <sub>DD</sub> rising rate to ensure power-on reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum time for V <sub>DD</sub> stays at V <sub>POR</sub> to ensure power-on reset		_	1	_	_	ms



Rev. 1.01 16 April 11, 2017




# **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

#### Clocking and Pipelining

The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



**System Clocking and Pipelining** 

Rev. 1.01 17 April 11, 2017



# BC68F0031 I/O RF Transparent Transmission Flash MCU

1		MOV A, [12H]
2		CALL DELAY
3		CPL [12H]
4		:
5		:
6	DELAY:	NOP

Г	Fetch Inst. 1	Execute Inst. 1			
		Fetch Inst. 2	Execute Inst. 2		
			Fetch Inst. 3	Flush Pipeline	
				Fetch Inst. 6	Execute Inst. 6
					Fetch Inst. 7

Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

	Program Counter					
	Program Counter High Byte	PCL Register				
ľ	PC10~PC8	PCL7~PCL0				

**Program Counter** 

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

#### Stack


This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 6 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.

Rev. 1.01 18 April 11, 2017





### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- · Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

Rev. 1.01 19 April 11, 2017




# **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### **Structure**

The Program Memory has a capacity of  $2K \times 16$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Look-up Table


Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP. This register defines the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRDC[m]" or "TABRDLC[m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.

Rev. 1.01 20 April 11, 2017





### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement.

The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K words Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the specified page if the "TABRDL [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRDL [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### **Table Read Program Example**

```
tempreg1 db ?
                  ; temporary register #1
tempreg2 db ?
                   ; temporary register #2
mov a,06h
                   ; initialise low table pointer - note that this address is referenced
    tblp,a
                   ; to the last page or the page that thhp pointed
MO17
        tempreg1 ; transfers value in table referenced by table pointer
tabrdl
                   ; memory address "706H" transferred to tempreg1 and TBLH
dec tblp
                   ; reduce value of table pointer by one
tabrdl tempreg2
                  ; transfers value in table referenced by table pointer data at program
                   ; memory address "705H" transferred to tempreg2 and TBLH in this
                   ; example the data "1AH" is transferred to tempreg1 and data "OFH" to
                   ; register tempreg2
org 700h
                   ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:
```



# In Circuit Programming - ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

Holtek Writer Pins	MCU Programming Pins	Pin Description		
ICPDA	PA0	Programming Serial Data/Address		
ICPCK	PA2	Programming Clock		
VDD	VDD	Power Supply		
VSS	VSS	Ground		

The Program Memory and EEPROM Data Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the PA0 and PA2 pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

Rev. 1.01 22 April 11, 2017



# On-Chip Debug Support - OCDS

There are two EV chips named BC68V0031-10 and BC68V0031 respectively, which are used to emulate the BC68F0031 device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

Rev. 1.01 23 April 11, 2017



# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

#### Structure


Divided into two parts, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The overall Data Memory is subdivided into two banks. The Special Purpose Data Memory registers are accessible in all banks, with the exception of the EEC register at address 40H, which is only accessible in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory for the device is the address 00H.

The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the address range of the General Purpose Data Memory is from 80H to FFH.

Special Purpose Data Memory	General Purpose Data Memory				
Located Banks	Capacity	Bank: Address			
0: 00H~7FH 1: 40H	128 × 8	0: 80H~FFH			

#### **Data Memory Summary**



#### **General Purpose Data Memory**


All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Rev. 1.01 24 April 11, 2017



# **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



**Special Purpose Data Memory** 



# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

### Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM registers space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

#### Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### **Indirect Addressing Program Example**

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db?
code .section at 0 'code'
org 00h
start:
mov a,04h
                         ; setup size of block
mov block, a
                         ; Accumulator loaded with first RAM address
mov a offset adres1
                          ; setup memory pointer with first RAM address
mov mp0,a
loop:
clr IAR0
                          ; clear the data at address defined by MPO
inc mp0
                          ; increment memory pointer
sdz block
                          ; check if last memory location has been cleared
jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.

Rev. 1.01 26 April 11, 2017



#### Program Memory Bank Pointer - BP

For this device, the Data Memory is divided into two banks, Bank 0 and Bank 1. Selecting the required Data Memory area is achieved using the Bank Pointer. Bit 0 of the Bank Pointer is used to select Data Memory Banks 0~1.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from Bank 1 must be implemented using Indirect Addressing.

#### **BP Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	DMBP0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **DMBP0**: Select Data Memory Banks

0: Bank 0 1: Bank 1

#### **Accumulator - ACC**

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Look-up Table Registers - TBLP, TBLH

These two special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP is the table pointer and indicate the location where the table data is located. Its value must be setup before any table read commands are executed. Its value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Rev. 1.01 27 April 11, 2017

#### Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

Rev. 1.01 28 April 11, 2017



#### **STATUS Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	Х	х	Х	Х

"x": unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 **TO**: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 **Z**: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.



# **EEPROM Data Memory**

This device contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

#### **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is 32×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in bank 0 and a single control register in bank 1.

### **EEPROM Registers**

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Bank1, cannot be directly addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

Register				В	it			
Name	7	6	5	4	3	2	1	0
EEA	_	_	_	EEA4	EEA3	EEA2	EEA1	EEA0
EED	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0
EEC	_	_	_	_	WREN	WR	RDEN	RD

**EEPROM Registers List** 

#### **EEA Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **EEA4~EEA0**: Data EEPROM address Data EEPROM address bit 4 ~ bit 0

Rev. 1.01 30 April 11, 2017



#### **EED Register**

Bit	7	6	5	4	3	2	1	0
Name	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7~0 EED7~EED0: Data EEPROM data Data EEPROM data bit 7 ~ bit 0

#### **EEC Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	WREN	WR	RDEN	RD
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

> 0: Disable 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

> 0: Write cycle has finished 1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM Read Enable

> 0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

RD: EEPROM Read Control Bit 0

> 0: Read cycle has finished 1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application

program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.



#### Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

### Writing Data to the EEPROM

The EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

### **Write Protection**

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory bank 0 will be selected. As the EEPROM control register is located in bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

#### **EEPROM Interrupt**

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However, as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupts are enabled and the stack is not full, a jump to the associated Multi-function Interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the interrupt section.

Rev. 1.01 32 April 11, 2017



# **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be Periodic by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer register could be normally cleared to zero as this would inhibit access to bank 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

#### **Programming Examples**

#### • Reading data from the EEPROM - polling method

```
MOV A, EEPROM ADRES ; user defined address
MOV EEA, A
MOV A, 40H
                           ; setup memory pointer MP1
MOV MP1, A
                           ; MP1 points to EEC register
MOV A, 01H
                           ; setup Bank Pointer BP
MOV BP, A
                           ; set RDEN bit, enable read operations
SET IAR1.1
SET IAR1.0
                           ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                           ; check for read cycle end
JMP BACK
                           ; disable EEPROM write
CLR IAR1
CLR BP
MOV A, EED
                           ; move read data to register
MOV READ DATA, A
```

#### · Writing Data to the EEPROM - polling method

```
MOV A, EEPROM ADRES
                           ; user defined address
MOV EEA, A
MOV A, EEPROM DATA
                           ; user defined data
MOV EED, A
                           ; setup memory pointer MP1
MOV A, 40H
MOV MP1, A
                           ; MP1 points to EEC register
                           ; setup Bank Pointer BP
MOV A, 01H
MOV BP, A
CLR EMI
SET IAR1.3
                           ; set WREN bit, enable write operations
SET IAR1.2
                            ; start Write Cycle - set WR bit - executed immediately
SET EMI
BACK:
SZ IAR1.2
                           ; check for write cycle end
JMP BACK
CLR IAR1
                            ; disable EEPROM write
CLR BP
```



# **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected only through the application program by using some control registers.

#### **Oscillator Overview**


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, these devices have the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Type	Name	Frequency
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz

**Oscillator Types** 

### **System Clock Configurations**

There are several oscillator sources, one high speed oscillators and one low speed oscillator. The high speed system clocks are sourced from the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.



Rev. 1.01 34 April 11, 2017



#### Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that if this internal system clock option is selected, as it requires no external pins for its operation, I/O pins are free for use as normal I/O pins.

#### Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is a low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

# **Operating Modes and System Clocks**


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

### **System Clocks**

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency,  $f_{\text{H}}$ , or low frequency,  $f_{\text{SUB}}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator, while the low speed system clock source is sourced from the internal clock  $f_{\text{SUB}}$  which is sourced by the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\text{H}}/2\sim f_{\text{H}}/64$ .

Rev. 1.01 35 April 11, 2017



**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for the peripheral circuits to use.

### **System Operation Modes**

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	F	Register Se	tting	f <sub>sys</sub>	fн	<b>f</b> sua	£
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	1818	IH	ISUB	f <sub>LIRC</sub>
FAST	On	Х	Х	000~110	f <sub>H</sub> ~f <sub>H</sub> /64	On	On	On
SLOW	On	х	х	111	f <sub>SUB</sub>	On/Off (1)	On	On
IDLE0 Off	Off 0	0 1	1	000~110	Off	Off	On	On
	Oli		'	111	On	Oll	OII	OII
IDLE1	Off	1	1	xxx	On	On	On	On
IDLE2	Off	4	0	000~110	On	On	Off	05
IDLE2	Oli	I	0	111	Off	On	Oli	On
SLEEP	Off	0	0	xxx	Off	Off	Off	On/Off (2)

"x": Don't care

Note: 1. The f<sub>H</sub> clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f<sub>LIRC</sub> clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

Rev. 1.01 36 April 11, 2017



### **FAST Mode**

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source from the HIRC high speed oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from the LIRC oscillator.

#### **SLEEP Mode**

The SLEEP Mode is entered when an HALT instruction is executed and when the FHIDEN and FSIDEN bit both are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped. However the  $f_{LIRC}$  clock will continue to operate if the WDT function is enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

## **IDLE2 Mode**

The IDLE2 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

### **Control Registers**

The registers, SCC and HIRCC, are used to control the system clock and the HIRC oscillator configurations.

Register	Bit							
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
HIRCC	_	_	_	_	_	_	HIRCF	HIRCEN

**System Operating Mode Control Registers List** 

Rev. 1.01 37 April 11, 2017

### **SCC Register**

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	0	0	0	_	_	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000: f<sub>H</sub> 001: f<sub>H</sub>/2 010: f<sub>H</sub>/4 011: f<sub>H</sub>/8 100: f<sub>H</sub>/16 101: f<sub>H</sub>/32 110: f<sub>H</sub>/64 111: f<sub>SUB</sub>

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f<sub>H</sub> or f<sub>SUB</sub>, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

### **HIRCC Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	HIRCF	HIRCEN
R/W	_	_	_	_	_	_	R	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 **HIRCF**: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable


Rev. 1.01 38 April 11, 2017



# **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST /SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When an HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.






### **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.




Rev. 1.01 40 April 11, 2017



### **SLOW Mode to FAST Mode Switching**

In SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_{H}$ ~ $f_{H}$ /64.

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Rev. 1.01 41 April 11, 2017

# BC68F0031 I/O RF Transparent Transmission Flash MCU

### **Entering the IDLE0 Mode**

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  clock will be stopped and the application program will stop at the "HALT" instruction, but the  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

## **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> and f<sub>SUB</sub> clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

### **Entering the IDLE2 Mode**

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> clock will be on but the f<sub>SUB</sub> clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Rev. 1.01 42 April 11, 2017



## **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps in the IDLEO and SLEEP Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE 2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

### Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on PA~PB
- · A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, it will enter the Power down mode and the PDF flag will be set high. The PDF flag is cleared to 0 if the device experiences a system power-up or executs the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer Time-out reset will be initiated and the TO flag will be set to 1. The TO flag is set high if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A~B can be setup using the PAWU~PBWU registers to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.01 43 April 11, 2017



# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

# **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

# **Watchdog Timer Control Register**

A single register, WDTC, controls the required timeout period as well as the enable/disable operation.

## **WDTC Register**

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 **WE4~WE0**: WDT function software control

10101: Disable 01010: Enable Others: Reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after a delay time,  $t_{SRESET}$  and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: 28/f<sub>LIRC</sub> 001: 2<sup>10</sup>/f<sub>LIRC</sub> 010: 2<sup>12</sup>/f<sub>LIRC</sub> 011: 2<sup>14</sup>/f<sub>LIRC</sub> 100: 2<sup>15</sup>/f<sub>LIRC</sub> 101: 2<sup>16</sup>/f<sub>LIRC</sub> 110: 2<sup>17</sup>/f<sub>LIRC</sub>

These three bits determine the division ratio of the watchdog timer source clock, which in turn determines the time-out period.

## **RSTFC Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	Х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

Described elsewhere

Bit 1 LRF: LVR control register software reset flag

Described elsewhere

Rev. 1.01 44 April 11, 2017



Bit 0 WRF: WDTC register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 by the WDTC register software reset and cleared by the application program. Note that this bit can be cleared to 0 only by the application program.

## **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have a value of 01010B.


WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other values	Reset MCU

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO high. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit and PDF bit in the status register will be set high and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ration.



Rev. 1.01 45 April 11, 2017



# **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring internally:

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



**Power-on Reset Timing Chart** 

### Low Voltage Reset - LVR

The microcontrollers contain a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset when the value falls below a certain predefined level.

The LVR function can be enabled in normal operation with a specific LVR voltage  $V_{LVR}$ . If the supply voltage of the device drop to within a range of  $0.9V\sim V_{LVR}$  such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V\sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVD/LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS7~LVS0 bits in the LVRC register. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after 2~3  $f_{LIRC}$  clock cycles. When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.

Rev. 1.01 46 April 11, 2017



Low Voltage Reset Timing Chart

### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	1	0	0	1	1	0

Bit 7~0 LVS7~LVS0: LVR Voltage Select control

01100110: 1.7V 01010101: 1.9V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V 11110000: LVR Disable

Any other value: Generates MCU reset – register is reset to POR value

When an actual low voltage condition occurs, as specified by the defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{\rm LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the defined LVR value above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t<sub>SRESET</sub>. However in this situation the register contents will be reset to the POR value.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occur 1: Occurred

This bit is set to 1 when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to 0 by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occur
1: Occurred

This bit is set to 1 if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to 0 by the application program.


Bit 0 WRF: WDT control register software reset flag

Refer to the Watchdog Timer Control Register section.

Rev. 1.01 47 April 11, 2017

# **Watchdog Time-out Reset during Normal Operation**


The Watchdog time-out Reset during normal operation in the FAST or SLOW mode is the same as a LVR reset except that the Watchdog time-out flag TO will be set to "1" and the LVRF flag bit will be unchanged.



**WDT Time-out Reset during Normal Operation Timing Chart** 

## Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during Normal operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode

"u": unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Rev. 1.01 48 April 11, 2017



Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP0	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
IAR1	0000 0000	0000 0000	0000 0000	uuuu uuuu
MP1	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
BP	0	0	0	u
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
STATUS	00 xxxx	uu uuuu	1u uuuu	11 uuuu
SCC	00000	00000	00000	uuuuu
HIRCC	0 1	0 1	0 1	u u
INTEG	0000	0000	0000	uuuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
RSTFC	x 0 0	1 u u	u u u	u u u
MFI0	0000	0000	0000	uuuu
MFI1	0000	0000	0000	uuuu
MFI2	0000	0000	0000	uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
РВ	11 1111	11 1111	11 1111	uu uuuu
PBC	11 1111	11 1111	11 1111	uu uuuu
PBPU	00 0000	00 0000	00 0000	uu uuuu
LVDC	00 -000	00 -000	00 -000	u u - u u u
WDTC	0101 0011	0101 0011	0101 0011	uuuu uuuu
PSCR	0 0	0 0	0 0	u u
EEA	0 0000	0 0000	0 0000	u uuuu
EED	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMC0	0000 0	0000 0	0000 0	uuuu u
STMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMDH	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMAH	0000 0000	0000 0000	0000 0000	uuuu uuuu
STMRP	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMC0	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDL	0000 0000	0000 0000	0000 0000	uuuu uuuu
CTMDH	0 0	0 0	0 0	u u
CTMAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
СТМАН	0 0	0 0	0 0	u u
TB0C	0000	0000	0000	u u u u
TB1C	0000	0000	0000	uuuu
IFS	-000 0000	-000 0000	-000 0000	-uuu uuuu



# BC68F0031 I/O RF Transparent Transmission Flash MCU

Register	Power On Reset	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
INTC2	0000	0000	0000	uuuu
MFI3	0000	0000	0000	uuuu
USR	0000 1011	0000 1011	0000 1011	uuuu uuuu
UCR1	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu
UCR2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TXR_RXR	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
BRG	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SPIC0	11100	11100	11100	u u u u u
SPIC1	00 0000	00 0000	00 0000	uu uuuu
SPID	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
PBWU	00 0000	00 0000	00 0000	uu uuuu
LVRC	0110 0110	0110 0110	0110 0110	uuuu uuuu
DRVCC	0000	0000	0000	uuuu
SLEWC	0000 0000	0000 0000	0000 0000	uuuu uuuu
IICC0	000-	000-	000-	uuu-
IICC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
IICD	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
IICA	0000 000-	0000 000-	0000 000-	uuuu uuu-
IICTOC	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAS0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBS0	00	00	00	uu
EEC	0000	0000	0000	uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

Rev. 1.01 50 April 11, 2017



# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PB. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register								
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	_	_	PB5	PB4	PB3	PB2	PB1	PB0
PBC	_	_	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	_	_	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PBWU	_	_	PBWU5	PBWU4	PBWU3	PBWU2	PBWU1	PBWU0

"—": Unimplemented, read as "0".

I/O Logic Function Registers List

# **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers, namely PAPU~PBPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a logic input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

### **PxPU Register**

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A or B. However, the actual available bits for each I/O Port may be different.

Rev. 1.01 51 April 11, 2017



## I/O Port Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A~B pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on PA~PB can be selected individually to have this wake-up feature using the PAWU~PBWU registers.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin-shared functional pin is selected as general purpose input/output and the MCU enters the Power down mode.

# **PxWU Register**

Bit	7	6	5	4	3	2	1	0
Name	PxWU7	PxWU6	PxWU5	PxWU4	PxWU3	PxWU2	PxWU1	PxWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxWUn: I/O Port x Pin wake-up function control

0: Disable

1: Enable

The PxWUn bit is used to control the pin wake-up function. Here the "x" can be A or B. However, the actual available bits for each I/O Port may be different.

## I/O Port Control Registers

Each I/O port has its own control register known as PAC~PBC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

## **PxC Register**

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A or B. However, the actual available bits for each I/O Port may be different.

Rev. 1.01 52 April 11, 2017



# I/O Port Output Slew Rate Control Registers

The I/O ports, PA~PB, can be setup to have a choice of various slew rate using specific registers. The PA~PB must be selected by nibble pins to have various slew rate using the SLEWC registers. Users should refer to the D.C. Characteristics section to obtain the exact value for different applications.

### **SLEWC Register**

Bit	7	6	5	4	3	2	1	0
Name	SLEWC7	SLEWC6	SLEWC5	SLEWC4	SLEWC3	SLEWC2	SLEWC1	SLEWC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **SLEWC7~SLEWC6**: PB5~PB4 output slew rate selection

00: Slew rate = Level 0 01: Slew rate = Level 1

10: Slew rate = Level 2 11: Slew rate = Level 3

Bit 5~4 SLEWC5~SLEWC4: PB3~PB0 output slew rate selection

00: Slew rate = Level 0

01: Slew rate = Level 1 10: Slew rate = Level 2

11: Slew rate = Level 3

Bit 3~2 **SLEWC3~SLEWC2**: PA7~PA4 output slew rate selection

00: Slew rate = Level 0

01: Slew rate = Level 1

10: Slew rate = Level 2

11: Slew rate = Level 3

Bit 1~0 SLEWC1~SLEWC0: PA3~PA0 output slew rate selection

00: Slew rate = Level 0

01: Slew rate = Level 1

10: Slew rate = Level 2

11: Slew rate = Level 3

## I/O Port Output Current Control Registers

The I/O ports, PA~PB, can be setup to have a choice of high or low drive currents using specific registers. The PA~PB must be selected by nibble pins to have various output current using the DRVCC registers. Users should refer to the D.C. Characteristics section to obtain the exact value for different applications.

### **DRVCC Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	DRVCC3	DRVCC2	DRVCC1	DRVCC0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 **DRVCC3**: PB5~PB4 source & sink current selection

0: Source & Sink current = Level 0 (Min.)

1: Source & Sink current = Level 1 (Max.)

Bit 2 **DRVCC2**: PB3~PB0 source & sink current selection

0: Source & Sink current = Level 0 (Min.)

1: Source & Sink current = Level 1 (Max.)

# BC68F0031 I/O RF Transparent Transmission Flash MCU

Bit 1 **DRVCC1**: PA7~PA4 source & sink current selection

0: Source & Sink current = Level 0 (Min.) 1: Source & Sink current = Level 1 (Max.)

Bit 0 **DRVCC0**: PA3~PA0 source & sink current selection

0: Source & Sink current = Level 0 (Min.) 1: Source & Sink current = Level 1 (Max.)

### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCKn, xTPnI, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register	Bit							
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	_	_	_	_	PBS03	PBS02	_	_
IFS	_	IFS6	IFS5	IFS4	IFS3	IFS2	IFS1	IFS0

**Pin-shared Function Selection Registers List** 

Rev. 1.01 54 April 11, 2017



## • PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-Shared function selection

00: PA3

01: RX

10: SCL

11: PA3

Bit 5~4 PAS05~PAS04: PA2 Pin-Shared function selection

00/11: PA2/CTCK

01: RX

10: SCL

Bit 3~2 **PAS03~PAS02**: PA1 Pin-Shared function selection

00: PA1

01: TX

10: SDA

11: CTP

Bit 1~0 PAS01~PAS00: PA0 Pin-Shared function selection

00/01/10: PA0/INT0

11: CTPB

## • PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 Pin-Shared function selection

00/10/11: PA7/STCK/STPI

01: SCK

Bit 5~4 PAS15~PAS14: PA6 Pin-Shared function selection

00/10: PA6/STPI/STCK

01: SDI

11: SDO

Bit 3~2 PAS13~PAS12: PA5 Pin-Shared function selection

00: PA5

01: SDO

10: SDI

11: STP

Bit 1~0 PAS11~PAS10: PA4 Pin-Shared function selection

00/01/10: PA4/INT0

11: CTP

### • PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PBS03	PBS02	_	_
R/W	_	_	_	_	R/W	R/W	_	_
POR	_	_	_	_	0	0	_	_

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **PBS03~PBS02**: PB1 Pin-Shared function selection

00/10: PB1 01: SCS 11: STPB

Bit 1~0 Unimplemented, read as "0"

# • IFS Register

Bit	7	6	5	4	3	2	1	0
Name	_	IFS6	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 IFS6: STPI input source pin selection

0: PA6 1: PA7

Bit 5 IFS5: STCK output source pin selection

0: PA7 1: PA6

Bit 4 IFS4: SDI input source pin selection

0: PA6 1: PA5

Bit 3 IFS3: I<sup>2</sup>C SCL input source pin selection

0: PA2 1: PA3

Bit 2 IFS2: UART RX source pin selection

0: PA2 1: PA3

Bit 1 IFS1: INT1 input source pin selection

0: PB0 1: PB2

Bit 0 IFS0: INT0 input source pin selection


0: PA0 1: PA4

Rev. 1.01 56 April 11, 2017



### I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the logic function I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

## **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

PA~PB Ports have the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the PA~PB pins. Single or multiple pins on PA~PB can be setup to have this function.

Rev. 1.01 57 April 11, 2017



# **Timer Modules - TM**

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Standard and Compact TM sections.

### Introduction

The device contains two TMs and each individual TM can be categorised as a certain type, namely Standard Type TM or Compact Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Standard and Compact TMs will be described in this section. The detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

Function	STM	СТМ
Timer/Counter	√	√
Input Capture	√	_
Compare Match Output	√	√
PWM Channels	1	1
Single Pulse Output	1	_
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

**TM Function Summary** 

## **TM Operation**

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

### **TM Clock Source**

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the  $xTCK2\sim xTCK0$  bits in the xTM control registers, where "x" stands for C or S type TM. The clock source can be a ratio of the system clock  $f_{SVS}$  or the internal high clock  $f_{H}$ , the  $f_{SUB}$  clock source or the external xTCK pin. The xTCK pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

Rev. 1.01 58 April 11, 2017



# **TM Interrupts**

The Compact and Standard type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

### **TM External Pins**

Each of the TMs, irrespective of what type, has one TM input pin, with the label xTCK. The xTM input pin, xTCK, is essentially a clock source for the xTM and is selected using the xTCK2~xTCK0 bits in the xTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCK input pin can be chosen to have either a rising or falling active edge. The STCK pin is also used as the external trigger input pin in single pulse output mode.

For the STM, there is other input pin, STPI. It is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the STIO1~STIO0 bits in the STMC1 register.


The TMs each have two output pins with the label xTP and xTPB. The xTPB pin outputs the inverted signal of the xTP. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTP and xTPB output pins are also the pins where the TM generates the PWM output waveform. As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be setup using the relevant pin-shared function selection bits described in the Pin-shared Function section.

СТ	ГМ	SI	M
Input	Output	Input	Output
CTCK	CTP, CTPB	STCK, STPI	STP, STPB

**TM External Pins** 

## **TM Input/Output Pin Selection**

Selecting to have a TM input/output or whether to retain its other shared function is implemented using the relevant pin-shared function selection registers, with the corresponding selection bits in each pin-shared function register corresponding to a TM input/output pin. Configuring the selection bits correctly will setup the corresponding pin as a TM input/output. The details of the pin-shared function selection are described in the pin-shared function section.



**CTM Function Pin Control Block Diagram** 


Rev. 1.01 59 April 11, 2017

**STM Function Pin Control Block Diagram** 

## **Programming Considerations**

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMAL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:


- · Writing Data to CCRA
  - Step 1. Write data to Low Byte xTMAL
    - Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMAH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and or CCRA
  - Step 1. Read data from the High Byte xTMDH, xTMAH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte xTMDL, xTMAL
    - This step reads data from the 8-bit buffer.

Rev. 1.01 60 April 11, 2017



# Compact Type TM -CTM

Although the simplest form of the two TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive two external output pins.



**Compact Type TM Block Diagram** 

## **Compact TM Operation**

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest three bits in the counter while the CCRA is the ten bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

### **Compact Type TM Register Description**

Overall operation of the Compact TM is controlled using several registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Register				В	it			
Name	7	6	5	4	3	2	1	0
CTMC0	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0
CTMC1	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
CTMDL	D7	D6	D5	D4	D3	D2	D1	D0
CTMDH	_	_	_	_	_	_	D9	D8
CTMAL	D7	D6	D5	D4	D3	D2	D1	D0
CTMAH	_	_	_	_	_	_	D9	D8

10-bit Compact TM Register List

Rev. 1.01 61 April 11, 2017

### CTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTPAU: CTM Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTCK2~CTCK0: Select CTM Counter clock

000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub> 010: f<sub>H</sub>/16 011: f<sub>H</sub>/64 100: f<sub>SUB</sub> 101: f<sub>SUB</sub>

110: CTCK rising edge clock 111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SVS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 CTON: CTM Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

Bit 2~0 CTRP2~CTRP0: CTM CCRP 3-bit register, compared with the CTM Counter bit 9~bit

7 Comparator P Match Period

000: 1024 CTM clocks 001: 128 CTM clocks 010: 256 CTM clocks 011: 384 CTM clocks 100: 512 CTM clocks 101: 640 CTM clocks 110: 768 CTM clocks 111: 896 CTM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

Rev. 1.01 62 April 11, 2017



### **CTMC1** Register

Bit	7	6	5	4	3	2	1	0
Name	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTM1~CTM0: Select CTM Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

### Bit 5~4 CTIO1~CTIO0: Select CTP output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be setup using the CTOC bit in the CTMC1 register. Note that the output level requested by the CTIO1 and CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when The CTM is running.



Bit 3 CTOC: CTP Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 **CTPOL**: CTP Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTP output pin. When the bit is set high the CTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode

Bit 1 CTDPX: CTM PWM period/duty Control

0: CCRP - period, CCRA - duty

1: CCRP - duty; CCRA - period

This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTCCLR: Select CTM Counter clear condition

0: CTM Comparatror P match

1: CTM Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

### **CTMDL** Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  **D7\simD0**: CTM Counter Low Byte Register bit  $7\sim$  bit 0

CTM 10-bit Counter bit  $7 \sim bit 0$ 

### CTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: CTM Counter High Byte Register bit  $1\sim$  bit 0

CTM 10-bit Counter bit 9 ~ bit 8



### **CTMAL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTM CCRA Low Byte Register bit  $7 \sim$  bit 0 CTM 10-bit CCRA bit  $7 \sim$  bit 0

### **CTMAH Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTM CCRA High Byte Register bit 1 ~ bit 0 CTM 10-bit CCRA bit  $9 \sim \text{bit } 8$ 

# **Compact Type TM Operating Modes**

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.

### **Compare Match Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated.

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.

Rev. 1.01 65 April 11, 2017






Compare Match Output Mode - CTCCLR = 0

Note: 1. With CTCCLR = 0, a Comparator P match will clear the counter

- 2. The CTM output pin controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON bit rising edge

Rev. 1.01 66 April 11, 2017





Compare Match Output Mode - CTCCLR = 1

Note: 1. With CTCCLR = 1, a Comparator A match will clear the counter

- 2. The CTM output pin controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON rising edge
- 4. The CTMPF flags is not generated when CTCCLR = 1

### **Timer/Counter Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

### **PWM Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 10 respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit In the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

### CTM, PWM Output Mode, Edge-aligned Mode, CTDPX = 0

CCRP	001b	010b	011b	100b	101b	110b	111b	000b		
Period	128	256	384	512	640	768	896	1024		
Duty		CCRA								

If  $f_{SYS} = 8MHz$ , CTM clock source is  $f_{SYS}/4$ , CCRP = 100b, CCRA = 128,

The CTM PWM output frequency =  $(f_{SYS}/4) / 512 = f_{SYS}/2048 = 3.9063$ kHz, duty = 128/512 = 25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


### • CTM, PWM Output Mode, Edge-aligned Mode, CTDPX = 1

CCRP	001b	010b	011b	100b	101b	110b	111b	000b		
Period		CCRA								
Duty	128	256	384	512	640	768	896	1024		

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.01 68 April 11, 2017






PWM Output Mode - CTDPX = 0

Note: 1. Here CTDPX = 0 - Counter cleared by CCRP

- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues running even when CTIO[1:0] = 00 or 01
- 4. The CTCCLR bit has no influence on PWM operation



PWM Output Mode - CTDPX = 1

Note: 1. Here CTDPX = 1 - Counter cleared by CCRA


- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues even when CTIO[1:0] = 00 or 01
- 4. The CTCCLR bit has no influence on PWM operation

Rev. 1.01 70 April 11, 2017



# Standard Type TM - STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with two external input pins and can drive an external output pin.



Standard Type TM Block Diagram

### Standard TM Operation

The size of Standard TM is 16-bit wide and its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 8-bit wide whose value is compared with the highest 8 bits in the counter while the CCRA is the sixteen bits and therefore compares all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

## **Standard Type TM Register Description**

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The STMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register				В	it			
Name	7	6	5	4	3	2	1	0
STMC0	STPAU	STCK2	STCK1	STCK0	STON	_	_	_
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
STMDL	D7	D6	D5	D4	D3	D2	D1	D0
STMDH	D15	D14	D13	D12	D11	D10	D9	D8
STMAL	D7	D6	D5	D4	D3	D2	D1	D0
STMAH	D15	D14	D13	D12	D11	D10	D9	D8
STMRP	D7	D6	D5	D4	D3	D2	D1	D0

16-bit Standard TM Registers List

### STMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STPAU	STCK2	STCK1	STCK0	STON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 STPAU: STM Counter Pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 STCK2~STCK0: Select STM Counter clock

000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub> 010: f<sub>H</sub>/16 011: f<sub>H</sub>/64 100: f<sub>SUB</sub> 101: f<sub>SUB</sub>

110: STCK rising edge clock111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 STON: STM Counter On/Off control

0: Off 1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode, PWM Output Mode or Single Pulse Output Mode then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

# STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **STM1~STM0**: Select STM Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin control will be disabled.

Rev. 1.01 72 April 11, 2017



### Bit 5~4 STIO1~STIO0: Select STM external pin (STP or STPI) function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of STPI

01: Input capture at falling edge of STPI

10: Input capture at rising/falling edge of STPI

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the STM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.

In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.

### Bit 3 STOC: STM STP Output control

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STM output pin when the STON bit changes from low to high.

# Bit 2 STPOL: STM STP Output polarity control

0: Non-inverted

1: Inverted

This bit controls the polarity of the STP output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.

# BC68F0031 I/O RF Transparent Transmission Flash MCU

Bit 1 STDPX: STM PWM duty/period control

0: CCRP – period; CCRA – duty 1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 STCCLR: STM Counter Clear condition selection

0: Comparator P match1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

### STMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM Counter Low Byte Register bit  $7 \sim$  bit 0 STM 16-bit Counter bit  $7 \sim$  bit 0

### STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: STM Counter High Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 15 ~ bit 8

# STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM CCRA Low Byte Register bit  $7 \sim$  bit 0 STM 16-bit CCRA bit  $7 \sim$  bit 0

# STMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: STM CCRA High Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 15 ~ bit 8

Rev. 1.01 74 April 11, 2017



### **STMRP Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: STM CCRP 8-bit register, compared with the STM counter bit 15~bit 8 Comparator P Match Period =

0: 65536 STM clocks

 $1\sim255$ :  $(1\sim255)\times256$  STM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

## Standard Type TM Operation Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

## **Compare Match Output Mode**


To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be set to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 16-bit, FFFF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when a STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.

Rev. 1.01 75 April 11, 2017




Compare Match Output Mode - STCCLR = 0

Note: 1. With STCCLR = 0, a Comparator P match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by a STON bit rising edge

Rev. 1.01 76 April 11, 2017





Compare Match Output Mode - STCCLR = 1

Note: 1. With STCCLR = 1, a Comparator A match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by a STON bit rising edge
- 4. A STMPF flag is not generated when STCCLR = 1



### **Timer/Counter Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

#### 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX = 0

C	CRP	1~255	0		
Pe	eriod	CCRP×256	65536		
D	uty	CCRA			

If  $f_{SYS} = 8MHz$ , STM clock source is  $f_{SYS}/4$ , CCRP = 2 and CCRA = 128,

The STM PWM output frequency =  $(f_{SYS}/4)/(2\times256) = f_{SYS}/2048 = 3.9063$ kHz, duty =  $128/(2\times256) = 25\%$ . If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


### • 16-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX = 1

CCRP	1~255	0		
Period	CCRA			
Duty	CCRP×256 65536			

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the CCRP register value except when the CCRP value is equal to 0.

Rev. 1.01 78 April 11, 2017






PWM Output Mode - STDPX = 0

Note: 1. Here STDPX = 0 – Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when STIO [1:0] = 00 or 01
- 4. The STCCLR bit has no influence on PWM operation



PWM Output Mode - STDPX = 1

Note: 1. Here STDPX = 1 - Counter cleared by CCRA

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when STIO [1:0] = 00 or 01
- 4. The STCCLR bit has no influence on PWM operation

Rev. 1.01 80 April 11, 2017




### **Single Pulse Output Mode**


To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.

The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



Single Pulse Generation



Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the STCK pin or by setting the STON bit high
- 4. A STCK pin active edge will automatically set the STON bit high.
- 5. In the Single Pulse Output Mode, STIO [1:0] must be set to "11" and cannot be changed.


Rev. 1.01 82 April 11, 2017



### **Capture Input Mode**

To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the STPI pin, whose active edge can be a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPI pin the present value in the counter will be latched into the CCRA registers and a STM interrupt generated. Irrespective of what events occur on the STPI pin the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STPI pin to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPI pin, however it must be noted that the counter will continue to run. The STCCLR and STDPX bits are not used in this Mode.



# **Capture Input Mode**

Note: 1. STM [1:0] = 01 and active edge set by the STIO [1:0] bits

- 2. A STM Capture input pin active edge transfers the counter value to CCRA
- 3. STCCLR bit not used
- 4. No output function STOC and STPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.

Rev. 1.01 84 April 11, 2017



# Serial Peripheral Interface - SPI


The device contains a SPI function. The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices, etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the devices can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, the device is provided only one  $\overline{SCS}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

## **SPI Interface Operation**

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines. The SCK pin is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with other functions, the SPI interface pins must first be selected by configuring the corresponding selection bits in the pin-shared function selection registers. The SPI interface function is disabled or enabled using the SPIEN bit in the SPIC0 register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The master also controls the clock/signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilised.

The  $\overline{SCS}$  pin is controlled by the application program, set the the CSEN bit to "1" to enable the  $\overline{SCS}$  pin function and clear the CSEN bit to "0" to place the  $\overline{SCS}$  pin into a floating state.




**SPI Master/Slave Connection** 

The SPI Serial Interface function includes the following features:

- · Full-duplex synchronous data transfer
- Both Master and Slave mode
- · LSB first or MSB first data transmission modes
- · Transmission complete flag
- · Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SPIEN.

Rev. 1.01 85 April 11, 2017



# **SPI Registers**

There are three internal registers which control the overall operation of the SPI interface. These are the SPID data register and two control registers, SPIC0 and SPIC1.

Register		Bit						
Name	7	6	5	4	3	2	1	0
SPIC0	SPIM2	SPIM1	SPIM0	_	_	_	SPIEN	ICF
SPIC1	_	_	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
SPID	D7	D6	D5	D4	D3	D2	D1	D0

**SPI Registers List** 

# **SPI Data Register**

The SPID register is used to store the data being transmitted and received. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SPID register. After the data is received from the SPI bus, the device can read it from the SPID register. Any transmission or reception of data from the SPI bus must be made via the SPID register.

### SPID Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7~0 **D7~D0**: SPI data register bit 7~bit 0

### **SPI Control Register**

There are also two control registers for the SPI interface, SPIC0 and SPIC1. Register SPIC0 is used to control the enable/disable function and to set the data transmission clock frequency. Register SPIC1 is used for other control functions such as LSB/MSB selection, write collision flag, etc.

Rev. 1.01 86 April 11, 2017



### SPIC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SPIM2	SPIM1	SPIM0	_	_	_	SPIEN	ICF
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	1	1	1	_	_	_	0	0

Bit 7~5 SPIM2~SPIM0: SPI Master/Slave clock select

000: SPI master mode with clock f<sub>SYS</sub>/4

001: SPI master mode with clock f<sub>SYS</sub>/16

010: SPI master mode with clock f<sub>SYS</sub>/64

011: SPI master mode with clock from f<sub>SUB</sub> and CTM

100: SPI master mode with clock CTM CCRP match frequency/2

101: SPI slave mode 11x: SPI disabled

These bits setup the overall operating mode of the SPI function. The SPI clock is a function of the system clock but can also be chosen to be sourced CTMPINT/2. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device. When SPI interface is disabled, the SDI, SDO, SCK and  $\overline{SCS}$ , will be in a floating condition and the SPI operating current will be reduced to a minimum value.

Bit 4~2 Unimplemented, read as "0"

Bit 1 SPIEN: SPI Enable Control

0: Disable 1: Enable

The bit is the overall on/off control for the SPI interface. When the SPIEN bit is cleared to zero to disable the SPI interface, the SDI, SDO, SCK and  $\overline{\text{SCS}}$  lines will lose the SPI function and the SPI operating current will be reduced to a minimum value. When the bit is high the SPI interface is enabled.

Bit 0 ICF: SPI Incomplete Flag

0: SPI incomplete condition not occurred

1: SPI incomplete condition occured

This bit is only available when the SPI is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SPIEN and CSEN bits both being set to 1 but the  $\overline{SCS}$  line is pulled high by the external master device before the SPI data transfer is completely finished, the ICF bit will be set to 1 together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the ICF bit is set to 1 by software application program.

# • SPIC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **CKPOLB**: SPI clock line base condition selection

0: The SCK line will be high when the clock is inactive.

1: The SCK line will be low when the clock is inactive.

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

Rev. 1.01 87 April 11, 2017



# BC68F0031 I/O RF Transparent Transmission Flash MCU

Bit 4 CKEG: SPI SCK clock active edge type selection

CKPOLB = 0

0: SCK is high base level and data capture at SCK rising edge

1: SCK is high base level and data capture at SCK falling edge

CKPOLB = 1

0: SCK is low base level and data capture at SCK falling edge

1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.

Bit 3 MLS: SPI bus data shift order

0: LSB first

1: MSB first

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

Bit 2 CSEN: SPI SCS pin control

0: Disable

1: Enable

The CSEN bit is used as an enable/disable for the  $\overline{SCS}$  pin. If this bit is low, then the  $\overline{SCS}$  pin function will be disabled and can be placed into I/O pin or other pin-shared functions. If the bit is high, the  $\overline{SCS}$  pin will be enabled and used as a select pin.

Bit 1 WCOL: SPI write collision flag

0: No collision

1: Collision

The WCOL flag is used to detect whether a data collision has occurred or not. If this bit is high, it means that data has been attempted to be written to the SPID register duting a data transfer operation. This writing operation will be ignored if data is being transferred. This bit can be cleared by the application program.

Bit 0 TRF: SPI Transmit/Receive complete flag

0: SPI data is being transferred

1: SPI data transfer is completed

The TRF bit is the Transmit/Receive Complete flag and is set to 1 automatically when an SPI data transfer is completed, but must cleared to 0 by the application program. It can be used to generate an interrupt.

Rev. 1.01 88 April 11, 2017




### **SPI Communication**

After the SPI interface is enabled by setting the SPIEN bit high, then in the Master Mode, when data is written to the SPID register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SPID register will be transmitted and any data on the SDI pin will be shifted into the SPID registers.


The master should output a  $\overline{SCS}$  signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the  $\overline{SCS}$  signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and  $\overline{SCS}$  signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in special IDLE Modes if the clock source used by the SPI interface is still active.




SPI Slave Mode Timing – CKEG = 0





Note: For SPI slave mode, if SPIEN=1 and CSEN=0, SPI is always enabled and ignores the SCS level.

### SPI Slave Mode Timing - CKEG = 1



**SPI Transfer Control Flowchart** 

Rev. 1.01 90 April 11, 2017



### SPI Bus Enable/Disable

To enable the SPI bus, set CSEN = 1 and  $\overline{SCS} = 0$ , then wait for data to be written into the SPID (TXRX buffer) register. For the Master Mode, after data has been written to the SPID (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

To Disable the SPI bus SCK, SDI, SDO, SCS will become I/O pins or other pin-shared functions.

# **SPI Operation**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SPIC1 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be an I/O pin or other pin-shared functions and can therefore not be used for control of the SPI interface. If the CSEN bit and the SPIEN bit in the SPIC0 register are set high, this will place the SDI line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SPIC1 register. If in Slave Mode the SCK line will be in a floating condition. If SPIEN is low then the bus will be disabled and  $\overline{SCS}$ , SDI, SDO and SCK pins will all become I/O pins or other pin-shared functions. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SPID register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

### Master Mode:

- Step 1
   Select the clock source and Master mode using the SPIM2~SPIM0 bits in the SPIC0 control register.
- Step 2
   Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB shifted first, this must be same as the Slave device.
- Step 3
   Setup the SPIEN bit in the SPIC0 control register to enable the SPI interface.
- Step 4
   For write operations: write the data to the SPID register, which will actually place the data into the TXRX buffer. Then use the SCK and SCS lines to output the data. After this go to step 5.

   For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SPID register.
- Step 5
   Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6
   Check the TRF bit or wait for a SPI serial bus interrupt.
- Step 7
   Read data from the SPID register.
- Step 8 Clear TRF.
- Step 9
  Go to step 4.



# BC68F0031 I/O RF Transparent Transmission Flash MCU

### Slave Mode:

• Step 1

Select the SPI Slave mode using the SPIM2~SPIM0 bits in the SPIC0 control register.

Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB shifted first, this setting must be the same with the Master device.

• Step 3

Setup the SPIEN bit in the SPIC0 control register to enable the SPI interface.

Step 4

For write operations: write the data to the SPID register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{SCS}$  signal. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SPID register.

Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

Step 6

Check the TRF bit or wait for a SPI serial bus interrupt.

Step 7

Read data from the SPID register.

• Step 8

Clear TRF.

• Step 9

Go to step 4.

### **Error Detection**


The WCOL bit in the SPIC1 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates a data collision has occurred which happens if a write to the SPID register takes place during a data transfer operation and will prevent the write operation from continuing.

Rev. 1.01 92 April 11, 2017



# Inter-Integrated Circuit - I<sup>2</sup>C

The 1<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.



I<sup>2</sup>C Master/Slave Bus Connection


# I<sup>2</sup>C Interface Operation

The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.


When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For this device, which only operates in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode.

It is suggested that the user should not allow the device to enter IDLE or SLEEP mode by application program during processing I<sup>2</sup>C communication.

If the pin is configured to SDA or SCL function of I<sup>2</sup>C interface, the pin is configured to open-collect Input/Output port and its Pull-high function can be enabled by programming the related Generic Pull-high Control Register.



Rev. 1.01 93 April 11, 2017



I<sup>2</sup>C Block Diagram

The IICDEB1 and IICDEB0 bits determine the debounce time of the  $I^2C$  interface. This uses the system clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required  $I^2C$  data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the  $I^2C$  debounce time. For either the  $I^2C$  Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)		
No Debounce	f <sub>SYS</sub> > 2 MHz	f <sub>SYS</sub> > 5 MHz		
2 system clock debounce	f <sub>SYS</sub> > 4 MHz	f <sub>SYS</sub> > 10 MHz		
4 system clock debounce	f <sub>SYS</sub> > 8 MHz	f <sub>SYS</sub> > 20 MHz		

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency

# I<sup>2</sup>C Registers

There are four control registers associated with the I<sup>2</sup>C bus, IICC0, IICC1, IICA and IICTOC, and one data register, IICD. Further explanation on each of the bits is given below. The IICTOC register is described in the I<sup>2</sup>C Time-out Control section.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
IICC0	_	_	_	_	IICDEB1	IICDEB0	IICEN	_	
IICC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK	
IICD	D7	D6	D5	D4	D3	D2	D1	D0	
IICA	A6	A5	A4	A3	A2	A1	A0	_	
IICTOC	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0	

I<sup>2</sup>C Registers List

Rev. 1.01 94 April 11, 2017



### I<sup>2</sup>C Data Register

The IICD register is used to store the data being transmitted and received on the I<sup>2</sup>C bus. Before the microcontroller writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the IICD register. After the data is received from the I2C bus, the microcontroller can read it from the IICD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the IICD register.

### IICD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7~0 D7~D0: I2C Data Buffer bit 7~bit 0

### I<sup>2</sup>C Address Register

The IICA register is the location where the 7-bit slave address of the slave device is stored. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the IICA register, the slave device will be selected.

### IICA Register

Bit	7	6	5	4	3	2	1	0
Name	A6	A5	A4	A3	A2	A1	A0	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	0	0	0	0	0	0	0	_

Bit 7~1 A6~A0: I2C slave address

> A6~A0 is the I²C slave address bit 6 ~ bit 0. Bits 7~ 1 of the IICA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the IICA register, the slave device will be selected.

Bit 0 Unimplemented, read as "0"

# I<sup>2</sup>C Control Registers

There are two control registers for the I<sup>2</sup>C interface, IICC0 and IICC1. The register IICC0 is used for I2C communication settings. The IICC1 register contains the relevant flags which are used to indicate the I2C communication status.

### IICC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	IICDEB1	IICDEB0	IICEN	_
R/W	_	_	_	_	R/W	R/W	R/W	_
POR	_	_	_	_	0	0	0	_

Bit 7~4 Unimplemented, read as "0"

IICDEB1~IICDEB0: I2C Debounce Time Selection Bit 3~2

00: No debounce

01: 2 system clock debounce 10: 4 system clock debounce 11: 4 system clock debounce

Note: If  $f_{SYS}$  is come from  $f_H$  and ready, or IAMWU = 0, the debounce circuit is effect. Otherwise, SCL and SDA will bypass debounce circuit.

Bit 1 IICEN: I<sup>2</sup>C enable

0: Disable 1: Enable

The bit is the overall on/off control for the I²C interface. When the IICEN bit is cleared to zero to disable the I²C interface, the SDA and SCL lines will lose their I²C function and the I²C operating current will be reduced to a minimum value. When the bit is high the I²C interface is enabled. If the IICEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 Unimplemented, read as "0"

### · IICC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I<sup>2</sup>C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Below is an example of the flow of a two-byte I<sup>2</sup>C data transfer.

First, I<sup>2</sup>C slave device receive a start signal from I<sup>2</sup>C master and then HCF bit is automatically cleared to zero.

Second, I<sup>2</sup>C slave device finish receiving the 1st data byte and then HCF bit is automatically set to one.

Third, user read the 1st data byte from IICD register by the application program and then HCF bit is automatically cleared to zero.

Fourth, I<sup>2</sup>C slave device finish receiving the 2nd data byte and then HCF bit is automatically set to one and so on.

Finally, I<sup>2</sup>C slave device receive a stop signal from I<sup>2</sup>C master and then HCF bit is automatically set to one.

Bit 6 HAAS: I<sup>2</sup>C Bus address match flag

0: Not address match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I<sup>2</sup>C Bus busy flag

0: I2C Bus is not busy

1: I<sup>2</sup>C Bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: Select I<sup>2</sup>C slave device is transmitter or receiver

0: Slave device is the receiver

1: Slave device is the transmitter

Bit 3 TXAK: I<sup>2</sup>C Bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8-bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Rev. 1.01 96 April 11, 2017



Bit 2 SRW: I<sup>2</sup>C Slave Read/Write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I<sup>2</sup>C Address Match Wake Up Control

0: Disable 1: Enable

This bit should be set to 1 to enable the I<sup>2</sup>C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Bit 0 **RXAK**: I<sup>2</sup>C Bus Receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave do not receive acknowledge flag


The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus.

### I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the IICC1 register will be set and an I<sup>2</sup>C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and IICTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

- Step 1
   Configure the pin-shared I/O ports to I<sup>2</sup>C function pins and set the IICEN bit in the IICC0 register to "1" to enable the I<sup>2</sup>C bus.
- Step 2
   Write the slave address of the device to the I<sup>2</sup>C bus address register IICA.
  - Step 3
    Set IICE and the corresponding interrupt priority enable bit of the interrupt control registers to enable the I<sup>2</sup>C interrupt and the related interrupt priority.





I<sup>2</sup>C Bus Initialisation Flow Chart

# I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the IICC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and IICTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or the I<sup>2</sup>C time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

Rev. 1.01 98 April 11, 2017



# I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the IICC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.

# I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the IICC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the IICC1 register should be set to "0".


## I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bits wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8-bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the IICD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the IICD register. If setup as a receiver, the slave device must read the transmitted data from the IICD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the IICC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.


Rev. 1.01 99 April 11, 2017





Note: \*When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the I<sup>2</sup>C SCL line.

# I<sup>2</sup>C Communication Timing Diagram



I<sup>2</sup>C Bus ISR Flow Chart


Rev. 1.01 100 April 11, 2017



### I<sup>2</sup>C Time-out Control

In order to reduce the problem of I<sup>2</sup>C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I<sup>2</sup>C is not received for a while, then the I<sup>2</sup>C circuitry and registers will be reset after a certain time-out period.

The time-out counter starts counting on an I<sup>2</sup>C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the IICTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C "STOP" condition occurs.



When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the IICTOEN bit will be cleared to zero and the IICTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I<sup>2</sup>C interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
IICD, IICA, IICC0	No change
IICC1	Reset to POR condition

The IICTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using IICTOS[5:0] bits in the IICTOC register. The time-out time is given by the formula:

$$((1\sim64)\times(32/f_{SUB}))$$

This gives a range of about 1ms to 64ms.

## **IICTOC Register**

Bit	7	6	5	4	3	2	1	0
Name	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **IICTOEN**: I<sup>2</sup>C Time-out Control

0: Disable 1: Enable

Bit 6 **IICTOF**: Time-out flag

0: No time-out
1: Time-out occurred

Bit 5~0 **IICTOS5~IICTOS0**: Time-out Definition

I<sup>2</sup>C time-out clock source is f<sub>SUB</sub>/32.

 $I^2C$  time-out time is given by: (IICTOS[5:0]+1) × (32/ $f_{SUB}$ )




# **UART Interface**

The device contains an integrated full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- · Full-duplex, asynchronous communication
- 8 or 9 bits character length
- · Even, odd or no parity options
- · One or two stop bits
- · Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit = 1)
- · Separately enabled transmitter and receiver
- · 2-byte Deep FIFO Receive Data Buffer
- · RX pin wake-up function
- · Transmit and receive interrupts
- Interrupts can be initialized by the following conditions:
  - · Transmitter Empty
  - · Transmitter Idle
  - · Receiver Full
  - Receiver Overrun
  - Address Mode Detect



**UART Data Transfer Block Diagram** 

Rev. 1.01 102 April 11, 2017



### **UART External Pins**

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX. The TX and RX pins are the UART transmitter and receiver pins respectively. The TX and RX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will setup these pins to their respective TX output and RX input conditions and disable any pull-high resistor option which may exist on the TX and RX pins. When the TX or RX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX pin or not is determined by the corresponding I/O pull-high function control bit.

### **UART Data Transfer Scheme**

The above block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR\_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR\_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register, TXR\_RXR, in the Data Memory.

# **UART Status and Control Registers**

There are five control registers associated with the UART function. The USR, UCR1 and UCR2 registers control the overall function of the UART, while the BRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR\_RXR data register.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF		
UCR1	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8		
UCR2	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE		
TXR_RXR	D7	D6	D5	D4	D3	D2	D1	D0		
BRG	D7	D6	D5	D4	D3	D2	D1	D0		

**UART Registers List** 

Rev. 1.01 103 April 11, 2017



### **USR Register**

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERR**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the TXR\_RXR data register.

Bit 6 **NF**: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 5 **FERR**: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR\_RXR data register.

Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR\_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the TXR\_RXR data register.

Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX pin stays in logic high condition.

Bit 2 RXIF: Receive TXR RXR data register status

0: TXR\_RXR data register is empty

1: TXR\_RXR data register has available data

Rev. 1.01 104 April 11, 2017



The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR\_RXR read data register is empty. When the flag is "1", it indicates that the TXR\_RXR read data register contains new data. When the contents of the shift register are transferred to the TXR\_RXR register, an interrupt is generated if RIE = 1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag is cleared when the USR register is read with RXIF set, followed by a read from the TXR\_RXR register, and if the TXR\_RXR register has no data available.

### Bit 1 **TIDLE**: Transmission idle

- 0: Data transmission is in progress (Data being transmitted)
- 1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR\_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

### Bit 0 TXIF: Transmit TXR RXR data register status

0: Character is not transferred to the transmit shift register

1: Character has transferred to the transmit shift register (TXR\_RXR data register is empty) The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR\_RXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR\_RXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the transmit data register is not yet full.

### **UCR1** Register

The UCR1 register together with the UCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	Х	0

"x": unknown

### Bit 7 UARTEN: UART function enable control

0: Disable UART. TX and RX pins are in a floating state

1: Enable UART. TX and RX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX pin as well as the TX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX pins will function as defined by the TXEN and RXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2 and BRG registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Rev. 1.01 105 April 11, 2017



# BC68F0031 I/O RF Transparent Transmission Flash MCU

Bit 6 **BNO**: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

Bit 5 **PREN**: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Replace the most significant bit position with a parity bit.

Bit 4 **PRT**: Parity type selection bit

0: Even parity for parity generator

1: Odd parity for parity generator

This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.

Bit 3 STOPS: Number of Stop bits selection

0: One stop bit format is used

1: Two stop bits format is used

This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.

Bit 2 **TXBRK**: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

Bit 1 **RX8**: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Bit 0 **TX8**: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Rev. 1.01 106 April 11, 2017



### **UCR2** Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

Bit 6 **RXEN**: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be set in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be set in a floating state.

Bit 5 **BRGH**: Baud Rate speed selection

0: Low speed baud rate

1: High speed baud rate

The bit named BRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to RX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO = 1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Bit 3 WAKE: RX pin wake-up UART function enable control

0: RX pin wake-up UART function is disabled

1: RX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the RX pin occurs. Note that this bit is only available when the UART clock  $(f_H)$  is switched off. There will be no RX pin wake-up UART function if the UART clock  $(f_H)$  exists. If the WAKE bit is set to 1 as the UART clock  $(f_H)$  is switched off, a UART wake-up request will be initiated when a falling edge on the RX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock  $(f_H)$  via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the RX pin when the WAKE bit is cleared to 0.

Bit 2 **RIE**: Receiver interrupt enable control

- 0: Receiver related interrupt is disabled
- 1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.

Bit 1 TIIE: Transmitter Idle interrupt enable control

- 0: Transmitter idle interrupt is disabled
- 1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.

Bit 0 TEIE: Transmitter Empty interrupt enable control

- 0: Transmitter empty interrupt is disabled
- 1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

## TXR\_RXR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	х	Х

"x": unknown

Bit  $7 \sim 0$  D7~D0: UART Transmit/Receive Data bit  $7 \sim$  bit 0

# **BRG** Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit  $7 \sim 0$  **D7\simD0**: Baud Rate values

By programming the BRGH bit in UCR2 Register which allows selection of the related formula described above and programming the required value in the BRG register, the required baud rate can be setup.

Note: Baud rate =  $f_H / [64 \times (N+1)]$  if BRGH = 0. Baud rate =  $f_H / [16 \times (N+1)]$  if BRGH = 1.



#### **Baud Rate Generator**

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRG and the second is the value of the BRGH bit with the control register UCR2. The BRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRG register and has a range of between 0 and 255.

UCR2 BRGH Bit	0	1
Baud Rate (BR)	f <sub>H</sub> / [64 (N+1)]	f <sub>H</sub> / [16 (N+1)]

By programming the BRGH bit which allows selection of the related formula and programming the required value in the BRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRG register, there will be an error associated between the actual and requested value. The following example shows how the BRG register value N and the error value can be calculated.

#### Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with BRGH cleared to zero determine the BRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired band rate BR =  $f_H / [64 (N+1)]$ 

Re-arranging this equation gives  $N = [f_H / (BR \times 64)] - 1$ 

Giving a value for  $N = [4000000 / (4800 \times 64)] - 1 = 12.0208$ 

To obtain the closest value, a decimal value of 12 should be placed into the BRG register. This gives an actual or calculated baud rate value of BR =  $4000000 / [64 \times (12+1)] = 4808$ 

Therefore the error is equal to (4808 - 4800) / 4800 = 0.16%

### **UART Setup and Control**

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT, PREN, and STOPS bits in the UCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Rev. 1.01 109 April 11, 2017



#### **Enabling/Disabling the UART Interface**

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.


Clearing the UARTEN bit will disable the TX and RX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2 and BRG registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

#### **Data, Parity and Stop Bit Selection**

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 register. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT bit controls the choice of odd or even parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and only to be used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8-bit D	ata Formats			
1	8	0	0	1
1	7	0	1	1
1	7	1	0	1
Example of 9-bit D	ata Formats			
1	9	0	0	1
1	8	0	1	1
1	8	1	0	1

Transmitter Receiver Data FormatThe following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



Rev. 1.01 110 April 11, 2017



#### **UART Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared functions by configuring the corresponding pin-shared control bits.

#### **Transmitting Data**

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR\_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT, PREN and STOPS bits to define the required word length, parity type and the number of stop bits.
- Setup the BRG register to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR\_RXR register.
   Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF = 0, data will be inhibited from being written to the TXR\_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR\_RXR register is empty and that other data can now be written into the TXR\_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR\_RXR register will place the data into the TXR\_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR\_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

- 1. A USR register access
- 2. A TXR\_RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

Rev. 1.01 111 April 11, 2017

#### **Transmit Break**

If the TXBRK bit is set then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by  $13\times N$  '0' bits and stop bits, where N=1,2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

#### **UART Receiver**

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

#### **Receiving Data**

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin, LSB first. In the read mode, the TXR\_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR\_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from TXR\_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT and PREN bits to define the word length and parity type.
- Setup the BRG register to select the desired baud rate.
- Set the RXEN bit to ensure that the RX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR\_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the TXR\_RXR register, then if the RIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR\_RXR register read execution

Rev. 1.01 112 April 11, 2017



#### **Receive Break**

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one stop bit. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- · The framing error flag, FERR, will be set.
- The receive data register, TXR\_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

#### **Idle Status**

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

#### **Receiver Interrupt**

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE = 1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR\_RXR. An overrun error can also generate an interrupt if RIE = 1.

#### **Managing Receiver Errors**

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

#### Overrun Error - OERR

The TXR\_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the TXR\_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The TXR RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR\_RXR register.

Rev. 1.01 113 April 11, 2017

#### Noise Error - NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR\_RXR register read operation.

#### Framing Error - FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively, and the flag is cleared in any reset.

#### Parity Error - PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN = 1, and if the parity type, odd or even is selected. The read only PERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.

#### **UART Interrupt Structure**


Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if the global interrupt enable bit, multi-function interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock (fh) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX pin occurs.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.

Rev. 1.01 114 April 11, 2017





**UART Interrupt Structure** 

#### **Address Detect Mode**

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the MFnE, URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO = 0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	Bit 9 if BNO = 1, Bit 8 if BNO = 0	UART Interrupt Generated		
0	0	√		
U	1	√		
4	0	×		
1	1	V		

**ADDEN Bit Function** 

Rev. 1.01 115 April 11, 2017

### **UART Power Down and Wake-up**

When the UART clock  $(f_H)$  is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock  $(f_H)$  is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the Power Down Mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the Power Down Mode, note that the USR, UCR1, UCR2, transmit and receive registers, as well as the BRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the Power Down mode.

The UART function contains a receiver RX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the UART clock (f<sub>H</sub>) is off, then a falling edge on the RX pin will trigger an RX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, the Multi-function Interrupt enable bit, MFnE, and the UART interrupt enable bit, URE, must be set. If the EMI, MFnE and URE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

Rev. 1.01 116 April 11, 2017



## **Low Voltage Detector – LVD**

The device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage,  $V_{DD}$ , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

#### **LVD Register**

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2 $\sim$ VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the  $V_{DD}$  voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

#### **LVDC** Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	LVDO	LVDEN	_	VLVD2	VLVD1	VLVD0
R/W	_	_	R	R/W	_	R/W	R/W	R/W
POR	_	_	0	0	_	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 LVDO: LVD Output flag

0: No Low Voltage Detected

1: Low Voltage Detected

Bit 4 LVDEN: Low Voltage Detector Enable control

0: Disable 1: Enable

Bit 3 Unimplemented, read as "0"


Bit 2~0 VLVD2~VLVD0: LVD Voltage selection

000: 1.8V 001: 2.0V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V 110: 3.6V 111: 4.0V



### **LVD Operation**

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 1.8V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{\rm LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{\rm DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{\rm LVD}$ , there may be multiple bit LVDO transitions.



Note: The t<sub>LVR</sub> and t<sub>LVD</sub> de-bounce clock come from LIRC, specified by t<sub>LVR</sub> and t<sub>LVD</sub> in the LVD/LVR Electrical Characteristics.

#### **LVD Operation**

The Low Voltage Detector also has its own interrupt which is contained within one of the Multi-function interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{LVD}$  after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{DD}$  falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.

Rev. 1.01 118 April 11, 2017



## Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by various internal functions such as the TMs, Time Base, LVD, SPI, I²C, and UART, etc.

### **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into three categories. The first is the INTC0~INTC2 registers which setup the primary interrupts, the second is the MFI0~MFI3 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes	
Global	EMI	_	_	
INTn Pin	INTnE	INTnF	n = 0 ~ 1	
Time Base	TBnE	TBnF	n = 0 ~ 1	
SPI	SPIE	SPIF	_	
Multi-function	MFnE	MFnF	n = 0~3	
I <sup>2</sup> C	IICE	IICF	_	
UART	URE	URF	_	
EEPROM	DEE	DEF	_	
LVD	LVE	LVF	_	
CTM	STMPE	STMPF		
STM	STMAE	STMAF	_	
CTM	CTMPE	CTMPF		
СТМ	CTMAE	CTMAF	_	

**Interrupt Register Bit Naming Conventions** 

Register	Bit							
Name	7	6	5	4	3	2	1	0
INTEG	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	TB0F	INT1F	INT0F	TB0E	INT1E	INT0E	EMI
INTC1	MF2F	MF1F	MF0F	TB1F	MF2E	MF1E	MF0E	TB1E
INTC2	_	_	SPIF	MF3F	_	_	SPIE	MF3E
MFI0	_	_	STMAF	STMPF	_	_	STMAE	STMPE
MFI1	_	_	CTMAF	CTMPF	_	_	CTMAE	CTMPE
MFI2	_	_	DEF	LVF	_	_	DEE	LVE
MFI3	_	_	IICF	URF	_	_	IICE	URE

Interrupt Registers List

Rev. 1.01 119 April 11, 2017

#### **INTEG Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

### **INTC0** Register

Bit	7	6	5	4	3	2	1	0
Name	_	TB0F	INT1F	INT0F	TB0E	INT1E	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **TB0F**: Time base 0 interrupt request flag

0: No request1: Interrupt request

Bit 5 INT1F: INT1 interrupt request flag

0: No request1: Interrupt request

Bit 4 INT0F: INT0 interrupt request flag

0: No request1: Interrupt request

Bit 3 **TB0E**: Time base 0 interrupt control

0: Disable 1: Enable

Bit 2 INT1E: INT1 interrupt control

0: Disable 1: Enable

Bit 1 **INT0E**: INT0 interrupt control

0: Disable 1: Enable

Bit 0 **EMI**: Global interrupt control

0: Disable 1: Enable



#### **INTC1** Register

Bit	7	6	5	4	3	2	1	0
Name	MF2F	MF1F	MF0F	TB1F	MF2E	MF1E	MF0E	TB1E
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7 MF2F: Multi-function interrupt 2 request flag

0: No request1: Interrupt request

Bit 6 MF1F: Multi-function interrupt 1 request flag

0: No request1: Interrupt request

Bit 5 **MF0F**: Multi-function interrupt 0 request flag

0: No request1: Interrupt request

Bit 4 TB1F: Time base 1 interrupt request flag

0: No request1: Interrupt request

Bit 3 MF2E: Multi-function interrupt 2 interrupt control

0: Disable 1: Enable

Bit 2 MF1E: Multi-function interrupt 1 interrupt control

0: Disable 1: Enable

Bit 1 **ME0E**: Multi-function 0 interrupt control

0: Disable 1: Enable

Bit 0 **TB1E**: Time base 1 interrupt control

0: Disable 1: Enable

### **INTC2** Register

Bit 3~2

Bit	7	6	5	4	3	2	1	0
Name	_	_	SPIF	MF3F	_	_	SPIE	MF3E
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 SPIF: SPI interrupt request flag

0: No request1: Interrupt request

Bit 4 MF3F: Multi-function interrupt 3 request flag

0: No request1: Interrupt request

Unimplemented, read as "0"

Bit 1 SPIE: SPI interrupt control

0: Disable 1: Enable

Bit 0 MF3E: Multi-function interrupt 3 control

0: Disable 1: Enable



#### MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	STMAF	STMPF	_	_	STMAE	STMPE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 STMAF: STM Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 STMPF: STM Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 STMAE: STM Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 STMPE: STM Comparator P match interrupt control

0: Disable 1: Enable

#### **MFI1 Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	CTMAF	CTMPF	_	_	CTMAE	CTMPE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 CTMAF: CTM Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 CTMPF: CTM Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 CTMAE: CTM Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 CTMPE: CTM Comparator P match interrupt control

0: Disable 1: Enable

Rev. 1.01 122 April 11, 2017



#### **MFI2 Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	DEF	LVF	_	_	DEE	LVE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 4 LVF: LVD interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 **DEE**: Data EEPROM interrupt control

0: Disable 1: Enable

Bit 0 LVE: LVD interrupt control

0: Disable 1: Enable

### **MFI3 Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	IICF	URF			IICE	URE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 IICF: I<sup>2</sup>C interrupt request flag

0: No request
1: Interrupt request

Bit 4 URF: UART interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 IICE: I<sup>2</sup>C interrupt control

0: Disable 1: Enable

Bit 0 URE: UART interrupt control

0: Disable 1: Enable



### **Interrupt Operation**

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or UART transmitter idle, etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

Rev. 1.01 124 April 11, 2017








### **External Interrupts**

The external interrupts are controlled by signal transitions on the pins INT0 and INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input. The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

### **Time Base Interrupts**

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.



**Time Base Interrupts** 

Rev. 1.01 126 April 11, 2017



### **PSCR Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL1	CLKSEL0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>

### **TB0C Register**

Bit	7	6	5	4	3	2	1	0
Name	TB00N	_	_	_	_	TB02	TB01	TB00
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB0ON**: Time Base 0 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

 $\begin{array}{l} 000:\ 2^4/f_{PSC} \\ 001:\ 2^5/f_{PSC} \\ 010:\ 2^6/f_{PSC} \\ 011:\ 2^7/f_{PSC} \\ 100:\ 2^8/f_{PSC} \\ 101:\ 2^9/f_{PSC} \\ 110:\ 2^{10}/f_{PSC} \\ 111:\ 2^{11}/f_{PSC} \end{array}$ 

## **TB1C Register**

Bit	7	6	5	4	3	2	1	0
Name	TB10N	_	_	_	_	TB12	TB11	TB10
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TB1ON**: Time Base 1 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB12~TB10**: Select Time Base 1 Time-out Period

 $\begin{array}{l} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 110:\ 2^{14}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \end{array}$ 



### **Multi-function Interrupts**

Within the device there are up to four Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts, UART Interrupt, I<sup>2</sup>C Interrupt, EEPROM Interrupt and LVD Interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.

### TM Interrupts

The Standard and Compact Type TMs have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the Multi-function Interrupts. For each of the Standard and Compact Type TMs there are two interrupt request flags xTMPF and xTMAF and two enable bits xTMPE and xTMAE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

#### **EEPROM Interrupt**

The EEPROM interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

Rev. 1.01 128 April 11, 2017



### **LVD** Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.

#### **UART Interrupt**

The UART interrupt is contained within the Multi-function Interrupt. Several individual UART conditions can generate a UART interrupt. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, multi-function enable bit, MFnE and UART interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the UART Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the URF flag will not be automatically cleared, it has to be cleared by the application program. However, the USR register flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART section.

### I<sup>2</sup>C Interrupt

The I<sup>2</sup>C interrupt is contained within the multi-function interrupt 3 sharing the same interrupt number with other interrupt sources in the same group. After being configured with the desired interrupt priority level, an I<sup>2</sup>C Interrupt request will take place when the I<sup>2</sup>C Interrupt request flag, IICF, and the associated interrupt priority request flag are set, which occurs when a byte of data has been received or transmitted by the I<sup>2</sup>C interface, I<sup>2</sup>C address match or I<sup>2</sup>C time-out occurs. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the I<sup>2</sup>C Interface Interrupt enable bit, IICE, and the realted interrupt priority enable bit must first be set. When the interrupt is enabled, the stack is not full and any of these situations occurs, a subroutine call to the I<sup>2</sup>C Interrupt vector, will take place. When the I<sup>2</sup>C Interface Interrupt is serviced, the interrupt priority request flag will be automatically reset and the EMI bit will be cleared to disable other interrupts. However, the interrupt request flag, IICF, has to be cleared by the application program.



### **SPI Interrupt**

The Serial Peripheral Interface Interrupt, also known as the SPI interrupt, will take place when the SPI Interrupt request flag, SPIF, is set, which occurs when a byte of data has been received or transmitted by the SPI interface or an SPI incomplete transfer occurs. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SPIE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Serial Interface Interrupt flag, SPIF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt.

Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.01 130 April 11, 2017




# **Application Circuits**


As the device is designed mainly for use in conjunction with RF modules the following application circuits show such practical examples. The device can however be used for other non RF Module based applications.

The application circuit below just for reference, please refer to BC68F0031 Application Note for real case.

## Sub-1GHz OOK/FSK Tx: Individual BC2102 (8SOP-EP) + BC68F0031 (8SOP)



Sub-1GHz OOK Rx: individual BC2401 (8SOP-EP) + BC68F0031 (8SOP)





### **Instruction Set**

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.01 132 April 11, 2017



### **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.01 133 April 11, 2017



## **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

#### **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Arithmetic	cted
ADDM A.[m]         Add ACC to Data Memory         1 Note         Z, C, AC, AC, AC, ADD A,x         Add immediate data to ACC         1         Z, C, AC, AC, ADC A,[m]         Add Data Memory to ACC with Carry         1         Z, C, AC, AC, AC, AC, ADC M, A[m]         Add ACC to Data memory with Carry         1 Note         Z, C, AC, AC, AC, AC, AC, ADC M, AL, AC, AC, AC, ADC M, AL, MIND, AL,	
ADDM A,[m]         Add ACC to Data Memory         1 Note         Z, C, AC, AC, AC, ADD A, x         Add immediate data to ACC         1 Z, C, AC, AC, AC, ADC A, [m]         Add Data Memory to ACC with Carry         1 Z, C, AC, AC, AC, ADCM A, [m]         Add ACC to Data memory with Carry         1 Note         Z, C, AC, AC, AC, AC, AC, ADCM A, [m]         Add ACC to Data memory with Carry         1 Note         Z, C, AC, AC, AC, AC, AC, AC, AC, AC, AC,	OV
ADD A,X         Add immediate data to ACC         1         Z, C, AC, AC, ADC A,[m]         Add Data Memory to ACC with Carry         1         Z, C, AC, AC, ADCM A,[m]         Add ACC to Data memory with Carry         1         Z, C, AC, AC, AC, AC, AC, AC, AC, ADCM A,[m]         Add ACC to Data memory with Carry         1         Z, C, AC, AC, AC, AC, AC, AC, AC, AC, AC,	OV
ADCM A,[m] Add ACC to Data memory with Carry 1, Note 2, C, AC, SUB A,x Subtract immediate data from the ACC 1, C, AC, SUB A,[m] Subtract Data Memory from ACC 1, C, AC, SUB A,[m] Subtract Data Memory from ACC 1, C, AC, SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory 1, Note 2, C, AC, SBC A,[m] Subtract Data Memory from ACC with Carry 1, C, AC, SBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1, Note 2, C, AC, SBCM A,[m] Decimal adjust ACC for Addition with result in Data Memory 1, Note 2, C, AC, DAA [m] Decimal adjust ACC for Addition with result in Data Memory 1, Note 2, C, AC, A	OV
SUB A,x Subtract immediate data from the ACC  SUB A,[m] Subtract Data Memory from ACC  SUB A,[m] Subtract Data Memory from ACC with result in Data Memory  Subtract Data Memory from ACC with Carry  SBC A,[m] Subtract Data Memory from ACC with Carry  SBC A,[m] Subtract Data Memory from ACC with Carry  SBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory  Decimal adjust ACC for Addition with result in Data Memory  Note  C  Logic Operation  AND A,[m] Logical AND Data Memory to ACC  AND A,[m] Logical OR Data Memory to ACC  T Z  CR A,[m] Logical OR Data Memory to ACC  ANDM A,[m] Logical AND ACC to Data Memory  Thote  C  ANDM A,[m] Logical OR ACC to Data Memory  Thote  Z  CRM A,[m] Logical OR ACC to Data Memory  Thote  Z  XORM A,[m] Logical AND ACC to Data Memory  Thote  Z  XORM A,[m] Logical OR ACC to Data Memory  Thote  Z  XORM A,[m] Logical AND immediate Data to ACC  T Z  AND A,x Logical AND immediate Data to ACC  T Z  CPL [m] Complement Data Memory  Thote  Z  CPL [m] Complement Data Memory with result in ACC  T Z  Increment & Decrement  INCA [m] Increment Data Memory with result in ACC  T Z  INC [m] Decrement Data Memory  Thote  Z  INC [m] Decrement Data Memory  Thote  Z  INC [m] Decrement Data Memory with result in ACC  T Z  INC [m] Decrement Data Memory  Thote  Thote  To ACC  Thotal Carry	OV
SUB A,X Subtract immediate data from the ACC  SUB A,[m] Subtract Data Memory from ACC  SUB M,[m] Subtract Data Memory from ACC with result in Data Memory  Subtract Data Memory from ACC with result in Data Memory  Subtract Data Memory from ACC with Carry  Subtract Data Memory from ACC with Carry  Subtract Data Memory from ACC with Carry, result in Data Memory  Decimal adjust ACC for Addition with result in Data Memory  Note  C  Logic Operation  AND A,[m] Logical AND Data Memory to ACC  AND M,[m] Logical OR Data Memory to ACC  SUBM A,[m] Logical OR Data Memory to ACC  Subtract Data Memory  Subtract Data Me	OV
SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory 1 Note Z, C, AC, SBC A,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, SBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Note Z, C, AC, DAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 Note C  Logic Operation  AND A,[m] Logical AND Data Memory to ACC 1 Z  OR A,[m] Logical OR Data Memory to ACC 1 Z  XOR A,[m] Logical XOR Data Memory to ACC 1 Z  ANDM A,[m] Logical AND ACC to Data Memory 1 Note Z  ANDM A,[m] Logical AND ACC to Data Memory 1 Note Z  ORM A,[m] Logical OR ACC to Data Memory 1 Note Z  XORM A,[m] Logical AND immediate Data to ACC 1 Z  AND A,x Logical AND immediate Data to ACC 1 Z  CPL [m] Complement Data Memory 1 Note Z  XOR A,x Logical AND immediate Data to ACC 1 Z  CPL [m] Complement Data Memory 1 Note Z  Increment & Decrement Data Memory 1 Note Z  Increment Data Memory 1 Note Z  Increment Data Memory 1 Note Z  Increment Data Memory With result in ACC 1 Z  Increment B Decrement Data Memory With result in ACC 1 Z	OV
SBC A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Z, C, AC, SBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Note Z, C, AC, DAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 Note C Logic Operation  AND A,[m] Logical AND Data Memory to ACC 1 Z OR A,[m] Logical OR Data Memory to ACC 1 Z XOR A,[m] Logical XOR Data Memory to ACC 1 Z ANDM A,[m] Logical AND ACC to Data Memory 1 Note Z ORM A,[m] Logical OR ACC to Data Memory 1 Note Z ANDM A,[m] Logical OR ACC to Data Memory 1 Note Z XORM A,[m] Logical XOR ACC to Data Memory 1 Note Z XOR A,[m] Logical XOR ACC to Data Memory 1 Note Z XOR A,[m] Logical CR ACC to Data Memory 1 Note Z XOR A,[m] Logical CR ACC to Data Memory 1 Note Z AND A,x Logical AND immediate Data to ACC 1 Z CR A,x Logical OR immediate Data to ACC 1 Z CPL [m] Complement Data Memory 1 Note Z CPL [m] Complement Data Memory 1 Note Z CPLA [m] Complement Data Memory 1 Note Z Increment & Decrement INCA [m] Increment Data Memory with result in ACC 1 Z INC [m] Increment Data Memory with result in ACC 1 Z INC [m] Decrement Data Memory with result in ACC 1 Z DECA [m] Decrement Data Memory with result in ACC 1 Z	OV
SBC A,[m] Subtract Data Memory from ACC with Carry 1 Z, C, AC, SBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 1 Note 2, C, AC, DAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 Note C  Logic Operation  AND A,[m] Logical AND Data Memory to ACC 1 Z  OR A,[m] Logical OR Data Memory to ACC 1 Z  XOR A,[m] Logical XOR Data Memory to ACC 1 Z  ANDM A,[m] Logical XOR Data Memory to ACC 1 Z  ANDM A,[m] Logical AND ACC to Data Memory 1 Note Z  ORM A,[m] Logical OR ACC to Data Memory 1 Note Z  XORM A,[m] Logical AND ACC to Data Memory 1 Note Z  XORM A,[m] Logical XOR ACC to Data Memory 1 Note Z  XOR A,x Logical AND immediate Data to ACC 1 Z  XOR A,x Logical OR immediate Data to ACC 1 Z  XOR A,x Logical XOR immediate Data to ACC 1 Z  XOR A,x Logical XOR immediate Data to ACC 1 Z  CPL [m] Complement Data Memory 1 Note Z  CPLA [m] Complement Data Memory with result in ACC 1 Z  Increment & Decrement I  INCA [m] Increment Data Memory with result in ACC 1 Z  INC [m] Increment Data Memory with result in ACC 1 Z  DECA [m] Decrement Data Memory with result in ACC 1 Z	OV
SBCM A,[m]Subtract Data Memory from ACC with Carry, result in Data Memory1 NoteZ, C, AC,DAA [m]Decimal adjust ACC for Addition with result in Data Memory1 NoteCLogic OperationLogical AND Data Memory to ACC1ZAND A,[m]Logical OR Data Memory to ACC1ZXOR A,[m]Logical XOR Data Memory to ACC1ZANDM A,[m]Logical AND ACC to Data Memory1 NoteZORM A,[m]Logical OR ACC to Data Memory1 NoteZXORM A,[m]Logical XOR ACC to Data Memory1 NoteZAND A,xLogical AND immediate Data to ACC1ZOR A,xLogical OR immediate Data to ACC1ZXOR A,xLogical XOR immediate Data to ACC1ZCPL [m]Complement Data Memory1 NoteZCPLA [m]Complement Data Memory with result in ACC1ZIncrement & DecrementIncrement Data Memory with result in ACC1ZINC [m]Increment Data Memory with result in ACC1ZDECA [m]Decrement Data Memory with result in ACC1Z	OV
DAA [m] Decimal adjust ACC for Addition with result in Data Memory 1 Note C Logic Operation  AND A,[m] Logical AND Data Memory to ACC 1 Z OR A,[m] Logical OR Data Memory to ACC 1 Z XOR A,[m] Logical XOR Data Memory to ACC 1 Z ANDM A,[m] Logical AND ACC to Data Memory 1 Note Z ORM A,[m] Logical OR ACC to Data Memory 1 Note Z ORM A,[m] Logical OR ACC to Data Memory 1 Note Z XORM A,[m] Logical XOR ACC to Data Memory 1 Note Z XORM A,[m] Logical XOR ACC to Data Memory 1 Note Z AND A,x Logical AND immediate Data to ACC 1 Z OR A,x Logical OR immediate Data to ACC 1 Z CPL [m] Complement Data Memory 1 Note Z CPLA [m] Complement Data Memory with result in ACC 1 Z Increment & Decrement INCA [m] Increment Data Memory with result in ACC 1 Z INC [m] Decrement Data Memory with result in ACC 1 Z DECA [m] Decrement Data Memory with result in ACC 1 Z	OV
Logic Operation           AND A,[m]         Logical AND Data Memory to ACC         1         Z           OR A,[m]         Logical OR Data Memory to ACC         1         Z           XOR A,[m]         Logical XOR Data Memory to ACC         1         Z           ANDM A,[m]         Logical AND ACC to Data Memory         1 Note         Z           ORM A,[m]         Logical OR ACC to Data Memory         1 Note         Z           XORM A,[m]         Logical XOR ACC to Data Memory         1 Note         Z           AND A,x         Logical AND immediate Data to ACC         1         Z           OR A,x         Logical OR immediate Data to ACC         1         Z           XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory         1 Note         Z           INC [m]         Increment Data Memory with result in ACC         1         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
OR A,[m]         Logical OR Data Memory to ACC         1         Z           XOR A,[m]         Logical XOR Data Memory to ACC         1         Z           ANDM A,[m]         Logical AND ACC to Data Memory         1 Note         Z           ORM A,[m]         Logical OR ACC to Data Memory         1 Note         Z           XORM A,[m]         Logical XOR ACC to Data Memory         1 Note         Z           AND A,x         Logical AND immediate Data to ACC         1         Z           OR A,x         Logical OR immediate Data to ACC         1         Z           XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory         1 Note         Z           INC [m]         Increment Data Memory with result in ACC         1         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
OR A,[m]         Logical OR Data Memory to ACC         1         Z           XOR A,[m]         Logical XOR Data Memory to ACC         1         Z           ANDM A,[m]         Logical AND ACC to Data Memory         1 Note         Z           ORM A,[m]         Logical OR ACC to Data Memory         1 Note         Z           XORM A,[m]         Logical XOR ACC to Data Memory         1 Note         Z           AND A,x         Logical AND immediate Data to ACC         1         Z           OR A,x         Logical OR immediate Data to ACC         1         Z           XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory         1 Note         Z           INC [m]         Increment Data Memory with result in ACC         1         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
XOR A,[m]         Logical XOR Data Memory to ACC         1         Z           ANDM A,[m]         Logical AND ACC to Data Memory         1 Note         Z           ORM A,[m]         Logical OR ACC to Data Memory         1 Note         Z           XORM A,[m]         Logical XOR ACC to Data Memory         1 Note         Z           AND A,x         Logical AND immediate Data to ACC         1         Z           OR A,x         Logical OR immediate Data to ACC         1         Z           XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory         1 Note         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
ANDM A,[m]         Logical AND ACC to Data Memory         1 Note         Z           ORM A,[m]         Logical OR ACC to Data Memory         1 Note         Z           XORM A,[m]         Logical XOR ACC to Data Memory         1 Note         Z           AND A,x         Logical AND immediate Data to ACC         1         Z           OR A,x         Logical OR immediate Data to ACC         1         Z           XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
ORM A,[m]         Logical OR ACC to Data Memory         1 Note         Z           XORM A,[m]         Logical XOR ACC to Data Memory         1 Note         Z           AND A,x         Logical AND immediate Data to ACC         1         Z           OR A,x         Logical OR immediate Data to ACC         1         Z           XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
XORM A,[m]         Logical XOR ACC to Data Memory         1 Note         Z           AND A,x         Logical AND immediate Data to ACC         1         Z           OR A,x         Logical OR immediate Data to ACC         1         Z           XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
OR A,x         Logical OR immediate Data to ACC         1         Z           XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
XOR A,x         Logical XOR immediate Data to ACC         1         Z           CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
CPL [m]         Complement Data Memory         1 Note         Z           CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement           INCA [m]         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
CPLA [m]         Complement Data Memory with result in ACC         1         Z           Increment & Decrement           INCA [m]         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
Increment & Decrement           INCA [m]         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
INCA [m]         Increment Data Memory with result in ACC         1         Z           INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
INC [m]         Increment Data Memory         1 Note         Z           DECA [m]         Decrement Data Memory with result in ACC         1         Z	
DECA [m] Decrement Data Memory with result in ACC 1 Z	
DEC [m] Decrement Data Memory 4Note 7	
IDEO [III]   DEGLETIETIC DALA METHOLY   1   Z	
Rotate	
RRA [m] Rotate Data Memory right with result in ACC 1 None	
RR [m] Rotate Data Memory right 1 <sup>Note</sup> None	
RRCA [m] Rotate Data Memory right through Carry with result in ACC 1 C	
RRC [m] Rotate Data Memory right through Carry 1 <sup>Note</sup> C	
RLA [m] Rotate Data Memory left with result in ACC 1 None	
RL [m] Rotate Data Memory left 1 <sup>Note</sup> None	
RLCA [m] Rotate Data Memory left through Carry with result in ACC 1 C	
RLC [m] Rotate Data Memory left through Carry 1 <sup>Note</sup> C	

Rev. 1.01 134 April 11, 2017



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 Note	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Operation	n	,	
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Opera	ation		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDC [m]	Read table (current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

- Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.
  - 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
  - 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



## **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC + [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$ 

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

**AND A,x** Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

**ANDM A,[m]** Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

 $Program\ Counter \leftarrow addr$ 

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ <br/>PDF  $\leftarrow 0$ 

Affected flag(s) TO, PDF

**CLR WDT1** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in

conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will

have no effect.

Operation WDT cleared

 $\begin{aligned} & TO \leftarrow 0 \\ & PDF \leftarrow 0 \end{aligned}$ 

TOF ← 0

Affected flag(s) TO, PDF

**CLR WDT2** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction

with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect.

Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z



**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C

**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

PDF  $\leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

Rev. 1.01 138 April 11, 2017



JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV [m],A** Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

**OR A,[m]** Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

**ORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack



**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

**RL [m]** Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

**RLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

**RLC [m]** Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $\mathsf{ACC}.0 \leftarrow \mathsf{C}$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

**RR [m]** Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 



**RRA [m]** Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

**RRC [m]** Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

**RRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - C$ 

Affected flag(s) OV, Z, AC, C

**SBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - C$ 

Affected flag(s) OV, Z, AC, C

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0



**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation  $[m].i \leftarrow 1$ Affected flag(s) None

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m].i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ 

Affected flag(s) OV, Z, AC, C

Rev. 1.01 142 April 11, 2017



**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{aligned}$ 

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0



**TABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer pair

(TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDC [m]** Read table (current page) to TBLH and Data Memory

Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**XOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A.x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z

Rev. 1.01 144 April 11, 2017



## **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- · Carton information



# 8-pin SOP (150mil) Outline Dimensions








Cumbal	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
A	_	0.236 BSC	_			
В	_	0.154 BSC	_			
С	0.012	_	0.020			
C'	_	0.193 BSC	_			
D	_	_	0.069			
E	_	0.050 BSC	_			
F	0.004	_	0.010			
G	0.016	_	0.050			
Н	0.004	_	0.010			
α	0°	_	8°			


Cumbal	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	_	6.00 BSC	_			
В	_	3.90 BSC	_			
С	0.31	_	0.51			
C'	_	4.90 BSC	_			
D	_	_	1.75			
E	_	1.27 BSC	_			
F	0.10	_	0.25			
G	0.40	_	1.27			
Н	0.10	_	0.25			
α	0°	_	8°			

Rev. 1.01 146 April 11, 2017



# 16-pin NSOP (150mil) Outline Dimensions







Symbol	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
Α	_	0.236 BSC	_			
В	_	0.154 BSC	_			
С	0.012	_	0.020			
C'	_	0.390 BSC	_			
D	_	_	0.069			
E	_	0.050 BSC	_			
F	0.004	_	0.010			
G	0.016	_	0.050			
Н	0.004	_	0.010			
α	0°	_	8°			

Symbol	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	_	6.000 BSC	_			
В	_	3.900 BSC	_			
С	0.31	_	0.51			
C'	_	9.900 BSC	_			
D	_	_	1.75			
E	_	1.270 BSC	_			
F	0.10	_	0.25			
G	0.40	_	1.27			
Н	0.10	_	0.25			
α	0°	_	8°			



Copyright<sup>©</sup> 2017 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com/en/.

Rev. 1.01 148 April 11, 2017