

Features

- Operating voltage: 2.4V~5.5V
- Multiple LED display 32 ROW /8 COM and 24 ROW & 16 COM
- Integrated display RAM select 32 ROW & 8 COM for 64×4 display RAM, or select 24 ROW & 16 COM for 96×4 display RAM
- 16-level PWM brightness control
- Integrated 256kHz RC oscillator
- Serial MCU interface \overline{CS} , \overline{RD} , \overline{WR} , DATA
- Data mode & command mode instruction
- · Cascading function for extended applications
- Selectable NMOS open drain output driver and PMOS open drain output driver for commons
- 48/52-pin LQFP package


Applications

- · Industrial control indicator
- Digital clock, thermometer, counter, voltmeter
- · Instrumentation readouts
- Other consumer application
- LED Displays

General Description

The HT1632C is a memory mapping LED display controller/driver, which can select a number of ROW and commons. These are 32 ROW & 8 Commons and 24 ROW & 16 Commons. The device supports 16-gradation LEDs for each out line using PWM control with software instructions. A serial interface is conveniently provided for the command mode and data mode. Only three or four lines are required for the interface between the host controller and the HT1632C. The display can be extended by cascading the HT1632C for wider applications.


Block Diagram



Rev. 1.70 1 February 02, 2018



Pin Assignment



Note: When the 48-pin LQFP is selected, this device does not support 1/16 duty.

Pin Description

Pad Name	I/O	Description
ROW0~ROW23	0	Line drivers. These pins drive the LEDs.
ROW24/COM15~ ROW31/COM8	0	Drive LED outputs or common outputs. Each COM pin is double bonded.
COM0~COM7	0	Common outputs. Each COM pin is double bonded.
SYNC	I/O	If the RC Master Mode or EXT CLK Master Mode command is programmed, the synchronous signal is output to SYN pin. If the Slave Mode command is programmed, the synchronous signal is input from SYN pin.
osc	I/O	If the RC Master Mode command is programmed, the system clock source is from on- chip RC oscillator and system clock is output to OSC pin. If the Slave Mode or EXT CLK Master Mode command is programmed, the system clock source is input from external clock via the OSC pin.
DATA	I/O	Serial data input or output with pull-high resistor
WR	ı	WRITE clock input with pull-high resistor Data on the DATA lines are latched into the HT1632C on the rising edge of the WR signal.
RD	1	READ clock input with pull-high resistor. The HT1632C RAM data is clocked out on the falling edge of the RD signal. The clocked out data will appear on the DATA line. The host controller can use the next rising edge to latch the clocked out data.
CS	1	Chip select input with pull-high resistor When the $\overline{\text{CS}}$ line is high, the data and command read from or written to the HT1632C is disabled, and the serial interface circuit is also reset. If $\overline{\text{CS}}$ is low, the data and command transmission between the host controller and the HT1632C are all enabled.
VSS	_	Negative power supply, ground. In the PCB layout, all VSS pins should be connected to the GND plane.
VDD	_	Positive power supply. In the PCB layout, all VDD pins should be connected to the power plane.



Absolute Maximum Ratings

Supply Voltage $V_{\text{SS-}}0.3V$ to $V_{\text{SS}}\text{+}6.0V$
Operating Temperature40°C to 85°C
Input Voltage $V_{\text{SS-}}0.3V$ to $V_{\text{DD}}\text{+}0.3V$
Storage Temperature -50°C to 125°C
Max Junction Temperature (Tj)

Package	Conditions	52LQFP	48LQFP
Thermal Resistance (Rth) θja (°C/W)		54.61	60
Power Dissipation (PD)	Ta=25°C	1.83	1.67
(W)	Ta=85°C	0.73	0.67

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

V_{DD}=2.4V~5.5V, Ta=25°C (Unless otherwise specified)

Cumah al	Domonoston		Test Conditions	BA:	T	Mary	I I mid	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
V_{DD}	Operating Voltage	_	_	2.4	5.0	5.5	V	
I _{DD}	Operating Current	5V	No load, LED ON, on-chip RC oscillator	_	0.3	0.6	mA	
I _{STB}	Standby Current	5V	No load, power down mode	_	1.5	3.0	μА	
VIL	Input Low Voltage	5V	DATA, WR, CS, RD	0	_	0.3V _{DD}	V	
V _{IH}	Input High Voltage	5V	DATA, WR, CS, RD	0.7V _{DD}	_	5	V	
I _{OL1}	OSC, SYNC, DATA	5V	V _{OL} =0.5V	18	25	_	mA	
Іон1	OSC, SYNC, DATA	5V	V _{OH} =4.5V	-10	-13	_	mA	
I _{OL2}	ROW Sink Current	5V	V _{OL} =0.5V	12	16	_	mA	
I _{OH2}	ROW Source Current	5V	V _{OH} =4.5V	-50	-70	_	mA	
I _{OL3}	COM Sink Current	5V	V _{OL} =0.5V	250	350	_	mA	
Іонз	COM Source Current	5V	V _{OH} =4.5V	-45	-60	_	mA	
R _{PH}	Pull-high Resistor	5V	DATA, WR, CS, RD	18	27	40	kΩ	


Rev. 1.70 3 February 02, 2018



A.C. Characteristics

 V_{DD} =2.4V~5.5V, Ta=25°C (Unless otherwise specified)

0	D		Test Conditions	N#1	.		1114
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
f _{SYS}	System Clock	5V	On-chip RC oscillator	230	256	282	kHz
f _{LED}	LED Duty Cycle & Frame		1/8 duty	_	f _{SYS} /2624	_	Hz
ILED	Frequency	5V	1/16 duty	_	f _{SYS} /2624	_	Hz
f _{CLK1}	Serial Data Clock (WR pin)	5V	Duty cycle 50%	_	_	1	MHz
f _{CLK2}	Serial Data Clock (RD pin)	5V	Duty cycle 50%	_	_	500	kHz
tcs	Serial Interface Reset Pulse Width	_	CS	250	_	_	ns
+	WR, RD Input Pulse Width	5V	Write mode	0.5	_	_	μS
t _{CLK}	WK, KD Input Fulse Width	5 V	Read mode	1.0	_	_	
t _r , t _f	Rise/Fall Time Serial Data Clock Width (Figure 1)	_	_	_	50	100	ns
t _{su}	Setup Time for DATA to WR, RD Clock Width (Figure 2)	_	_	50	100	_	ns
t _h	Hold Time for DATA to WR, RD, Clock Width (Figure 2)	_	_	100	200	_	ns
t _{su1}	Setup Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$, Clock Width (Figure 3)	_	_	200	300	_	ns
t _{h1}	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$, Clock Width (Figure 3)	_	_	100	200	_	ns
t _{od}	Data Output Delay Time (Figure 4)	_	_	_	100	200	ns





Functional Description

Display Memory - RAM

The static display memory (RAM) is organized into 64×4 bits or 96×4 bits and is used to store the display data. If 32 ROW & 8 COM is selected, the RAM size is 64×4 bits. If 24 ROW & 16 COM is selected, the RAM size is 96×4 bits. The contents of the RAM are


directly mapped to the contents of the LED driver. If the data in RAM is set to "1", the corresponding LED will be lighted. Data in the RAM can be accessed by the READ, WRITE, and READ-MODIFY-WRITE commands. The contents of the RAM can be read or written from bit 0 of the specific address. The following is a mapping from the RAM to the LED pattern:

	COM7	сом6	COM5	COM4		COM3	COM2	COM1	COM0	
ROW0					01H					00H
ROW1					03H					02H
ROW2					05H					04H
ROW3					07H					06H
ROW4					09H					08H
ROW5					0BH					0AH
ROW6					0DH					0CH
ROW7					0FH					0EH
ROW8					11H					10H
ROW9					13H					12H
ROW10					15H					14H
ROW11					17H					16H
ROW12					19H					18H
ROW13					1BH					1AH
ROW14					1DH					1CH
ROW15					1FH					1EH
ROW16					21H					20H
ROW17					23H					22H
ROW18					25H					24H
ROW19					27H					26H
ROW20					29H					28H
ROW21					2BH					2AH
ROW22					2DH					2CH
ROW23					2FH					2EH
ROW24					31H					30H
ROW25					33H					32H
ROW26					35H					34H
ROW27					37H					36H
ROW28					39H					38H
ROW29					3BH					3AH
ROW30					3DH					3CH
ROW31					3FH					3EH
	D3	D2	D1	D0	Addr. Data	D3	D2	D1	D0	Addr. Data

32 ROW & 8 COM for 64×4 Display RAM

Rev. 1.70 5 February 02, 2018






24 ROW & 16 COM for 96×4 Display RAM

Rev. 1.70 6 February 02, 2018



System Oscillator

The HT1632C system clock is used to generate the time base clock frequency, LED-driving clock. The clock may be sourced from an on-chip RC oscillator (256kHz), or an external clock using the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LED duty cycle generator will turn off. This command is, however, available only for the on-chip RC oscillator. Once the system clock stops, the LED display will become blank, and the time base will also lose its function. The LED OFF command is used to turn the LED duty cycle generator off. After the LED duty cycle generator switches off by issuing the LED OFF command, using the SYS DIS command reduces power consumption, serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor execute the power down mode. The crystal oscillator option can be applied to connect an external frequency source to the OSC pin. In this case, the system fails to enter the power down mode, similar to the case in the external clock source operation. At the initial system power on, the HT1632C is in the SYS DIS state.



System Oscillator Configuration

LED Driver

The HT1632C has a 256 (32×8) and 384 (24×16) pattern LED driver. It can be configured in a 32×8 or 24×16 pattern and common pad N-MOS open drain output or P-MOS open drain output LED driver using the S/W configuration. This feature makes the HT1632C suitable for multiple LED applications. The LED-driving clock is derived from the system clock. The driving clock frequency is always 256kHz, an onchip RC oscillator frequency, or an external frequency. The LED corresponding commands are summarized in the table. The bold form of 1 0 0, namely 1 0 0, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The LED OFF command turns the LED display off by disabling the LED duty cycle generator. The LED ON command, on the other hand, turns the LED display on by enabling the LED duty cycle generator.


Name	Command Code	Function
LED OFF	100 00000010X	Turn off LED outputs
LED ON	100 00000011X	Turn on LED outputs
Commons Option	100 0010abXXX	ab=00: N-MOS open drain output and 8 common option ab=01: N-MOS open drain output and 16 common option ab=10: P-MOS open drain output and 8 common option ab=11: P-MOS open drain output and 16 common option

Cascade Operation

For the cascade operation, the first IC is set to master mode and its SYNC and OSC pins are set to output pins. The second IC is set to slave mode and its SYNC and OSC pins are set to input pins which are connected to the the master IC. Please refer to the "Cascade control flow chart" for detail settings.

Blinker

The HT1632C has display blinking capabilities. The blink function generates all LED blinking. The blink rates is 0.25s LED on and 0.25s LED off for one blinking period . This blinking function can be effectively performed by setting the BLINK ON or BLINK OFF command.



Example of Waveform for Blinker

Rev. 1.70 7 February 02, 2018




Command Format

The S/W setting can configure the HT1632C. There are two mode commands to configure the HT1632C resources and to transfer the LED display data. The configuration mode of the HT1632C is knows as the command mode, with a command mode ID of 1 0 0.

The command mode consists of a system configuration command, a system frequency selection command, a LED configuration command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations.


LED Driver Mode Output Waveform

N-MOS Open Drain of 32×8 Driver Mode



Note: $t_{CLK}=1/f_{SYS}$

P-MOS Open Drain of 24×16 Driver Mode (COM pin with Transistor Buffer)




Note: $t_{CLK}=1/f_{SYS}$

Rev. 1.70 8 February 02, 2018



Digital Dimming

The Display Dimming capabilities of the HT1632C are very versatile. The whole display can be dimmed using pulse width modulation techniques for the ROW driver with the Dimming command. The relationship between ROW and COM digital dimming duty time are shown as below:



Note: (1) T=20 \times t_{CLK} (32 \times 8 driver mode)

- (2) T=10 × t_{CLK} (24×16 driver mode)
- (3) $t_{CLK}=1/f_{SYS}$



The following are the data mode ID and the command mode ID:

Operation	Mode	ID
Read	Data	110
Write	Data	101
Read-Modify-Write	Data	101
Command	Command	100


The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, namely 1 0 0, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the \overline{CS} pin should be set to "1" and the previous operation mode will be reset also. Once the \overline{CS} pin returns to "0", a new operation mode ID should be issued first.

Interfacing

Only four lines are required to interface to the HT1632C. The \overline{CS} line is used to initialise the serial interface circuit and to terminate the communication between the host controller and the HT1632C. If the $\overline{\text{CS}}$ pin is set to 1, the data and command issued between the host controller and the HT1632C are first disabled and then initialised. Before issuing a mode command or mode switching, a high level pulse is required to initialise the serial interface of the HT1632C. The DATA line is the serial data input/ output line. Data to be read or written or commands to be written have to be passed through the DATA line. The RD line is the READ clock input. Data in the RAM is clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller reads in the correct data during the interval between the rising edge and the next falling edge of the \overline{RD} signal. The \overline{WR} line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1632C on the rising edge of the WR signal.

Timing Diagrams

READ Mode - Command Code = 1 1 0







WRITE Mode - Command Code = 1 0 1 CS 1 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 X 1 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA Memory Address 2 (MA2) Data (MA2) Memory Address 1 (MA1) Data (MA1) **WRITE Mode - Successive Address Writing** cs $\overline{\mathsf{WR}}$ 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3) READ-MODIFY-WRITE Mode - Command Code = 1 0 1 CS $\overline{\mathsf{WR}}$ RD 1 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1 D2 D3 \(\bigcircle{\D} 1 \) 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA Memory Address 1 (MA1) Data (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2) READ-MODIFY-WRITE Mode - Successive Address Accessing CS $\overline{\mathsf{WR}}$ $\overline{\mathsf{RD}}$ 1 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA Memory Address (MA) Data (MA) Data (MA) Data (MA+1) Data (MA+1) Data (MA+2)

Rev. 1.70 11 February 02, 2018



Command Mode - Command Code = 1 0 0






12 Rev. 1.70 February 02, 2018



Application Circuits

Low Power LED Application (Direct Drive)


32 ROW \times 8 COM Example: N-MOS open drain output and 8 COM option



Note: 1. Values of the "R" resistors are selected depending on the power consumption of the LEDs.

- 2. In the PCB layout all VDD pins should be connected to the power plane.
- 3. In the PCB layout all VSS pins should be connected to the GND plane.

24 ROW × 16 COM Example: N-MOS open drain output and 16 COM option



Note: 1. Values of the "R" resistors are selected depending on the power consumption of the LEDs.


- 2. In the PCB layout all VDD pins should be connected to the power plane.
- 3. In the PCB layout all VSS pins should be connected to the GND plane.

Rev. 1.70 13 February 02, 2018



Middle Power LED Application (COM with Transistor Buffer)

32 ROW \times 8 COM Example: P-MOS open drain output and 8 COM option




Note: 1. Values of the "R" resistors are selected depending on the power consumption of the LEDs.

- 2. In the PCB layout all VDD pins should be connected to the power plane.
- 3. In the PCB layout all VSS pins should be connected to the GND plane.

Rev. 1.70 14 February 02, 2018



24 ROW \times 16 COM Example: P-MOS open drain output and 16 COM option



Note: 1. Values of the "R" resistors are selected depending on the power consumption of the LEDs.


- 2. In the PCB layout all VDD pins should be connected to the power plane.
- 3. In the PCB layout all VSS pins should be connected to the GND plane.

Rev. 1.70 15 February 02, 2018



Cascade Function

32 ROW × 8 COM Example (Direct Drive): N-MOS open drain output and 8 COM option




Note: 1. It also can set cascade mode by software. User must set the Master in master mode and Slaves in slave mode with command. The $\overline{\text{CS}}$ pin must be connected to MCU individually for independent read and write.

- 2. Values of the "R" resistors are selected depending on the power consumption of the LEDs.
- 3. In the PCB layout all VDD pins should be connected to the power plane.
- 4. In the PCB layout all VSS pins should be connected to the GND plane.

Rev. 1.70 16 February 02, 2018



32 ROW × 8 COM Example (COM with Transistor Buffer):P-MOS open drain output and 8 COM option




Note: 1. It also can set cascade mode by software. User must set the Master in master mode and Slaves in slave mode with command. The $\overline{\text{CS}}$ pin must be connected to MCU individually for independent read and write.

- 2. Values of the "R" resistors are selected depending on the power consumption of the LEDs.
- 3. In the PCB layout all VDD pins should be connected to the power plane.
- 4. In the PCB layout all VSS pins should be connected to the GND plane.

Rev. 1.70 17 February 02, 2018



24 ROW × 16 COM Example (Direct Drive): N-MOS open drain output and 16 COM option




Note: 1. It also can set cascade mode by software. User must set the Master in master mode and Slaves in slave mode with command. The \overline{CS} pin must be connected to MCU individually for independent read and write.

- 2. Values of the "R" resistors are selected depending on the power consumption of the LEDs.
- 3. In the PCB layout all VDD pins should be connected to the power plane.
- 4. In the PCB layout all VSS pins should be connected to the GND plane.

Rev. 1.70 18 February 02, 2018



24 ROW × 16 COM Example (COM with Transistor Buffer):P-MOS open drain output and 16 COM option




Note: 1. It also can set cascade mode by software. User must set the Master in master mode and Slaves in slave mode with command. The $\overline{\text{CS}}$ pin must be connected to MCU individually for independent read and write.

- 2. Values of the "R" resistors are selected depending on the power consumption of the LEDs.
- 3. In the PCB layout all VDD pins should be connected to the power plane.
- 4. In the PCB layout all VSS pins should be connected to the GND plane.

Rev. 1.70 19 February 02, 2018



Cascade Control Flow



Command Summary

Name	ID	Command Code	D/C	Function	Default
READ	110	A6A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	D Read and Write data to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LED duty cycle generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LED Off	100	0000-0010-X	С	Turn off LED duty cycle generator	Yes
LED On	100	0000-0011-X	С	Turn on LED duty cycle generator	
BLINK Off	100	0000-1000-X	С	Turn off blinking function	Yes
BLINK On	100	0000-1001-X	С	Turn on blinking function	
SLAVE Mode	100	0001-0XXX-X	С	Set slave mode and clock source from external clock, the system clock input from OSC pin and synchronous signal input from SYN pin	
RC Master Mode	100	0001-10XX-X	С	Set master mode and clock source from on-chip RC oscillator, the system clock output to OSC pin and synchronous signal output to SYN pin	Yes



Name	ID	Command Code	D/C	Function	Default
EXT CLK Master Mode	100	0001-11XX-X	С	Set master mode and clock source from external clock, the system clock input from OSC pin and synchronous signal output to SYN pin	
COM Option	100	0010-abXX-X	С	ab=00: N-MOS open drain output and 8 COM option ab=01: N-MOS open drain output and 16 COM option ab=10: P-MOS open drain output and 8 COM option ab=11: P-MOS open drain output and 16 COM option	ab =00
	100	101X-0000-X	С	PWM 1/16 duty	
	100	101X-0001-X	С	PWM 2/16 duty	
	100	101X-0010-X	С	PWM 3/16 duty	
	100	101X-0011-X	С	PWM 4/16 duty	
	100	101X-0100-X	С	PWM 5/16 duty	
	100	101X-0101-X	С	PWM 6/16 duty	
	100	101X-0110-X	С	PWM 7/16 duty	
DIA/AA Dt.	100	101X-0111-X	С	PWM 8/16 duty	
PWM Duty	100	101X-1000-X	С	PWM 9/16 duty	
	100	101X-1001-X	С	PWM 10/16 duty	
	100	101X-1010-X	С	PWM 11/16 duty	
	100	101X-1011-X	С	PWM 12/16 duty	
	100	101X-1100-X	С	PWM 13/16 duty	
	100	101X-1101-X	С	PWM 14/16 duty	
	100	101X-1110-X	С	PWM 15/16 duty	
	100	101X-1111-X	С	PWM 16/16 duty	Yes

Note: X: Don't care

A6~A0: RAM addresses D3~D0: RAM data

D/C: Data/command mode
Default: Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Among these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base clock frequency can be derived from an on-chip RC oscillator or an external clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1632C after power on reset, for power on reset may fail, which in turn leads to the malfunction of the HT1632C



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information

Rev. 1.70 22 February 02, 2018



48-pin LQFP (7mm×7mm) Outline Dimensions




Symbol	Dimensions in inch						
Зушьог	Min.	Nom.	Max.				
Α	_	0.354 BSC	_				
В	_	0.276 BSC	_				
С	_	0.354 BSC	_				
D	_	0.276 BSC	_				
Е	_	0.020 BSC	_				
F	0.007	0.009	0.011				
G	0.053	0.055	0.057				
Н	_	_	0.063				
I	0.002	_	0.006				
J	0.018	0.024	0.030				
K	0.004	_	0.008				
α	0°	_	7°				

Cumbal		Dimensions in mm						
Symbol	Min.	Nom.	Max.					
A	_	9.00 BSC	_					
В	_	7.00 BSC	_					
С	_	9.00 BSC	_					
D	_	7.00 BSC	_					
E	_	0.50 BSC	_					
F	0.17	0.22	0.27					
G	1.35	1.40	1.45					
Н	_	_	1.60					
I	0.05	_	0.15					
J	0.45	0.60	0.75					
K	0.09	_	0.20					
α	0°	_	7°					

Rev. 1.70 23 February 02, 2018



52-pin LQFP (14mm×14mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.622	0.630	0.638
В	0.547	0.551	0.555
С	0.622	0.630	0.638
D	0.547	0.551	0.555
E	_	0.039 BSC	_
F	0.015	_	0.019
G	0.053	0.055	0.057
Н	_	_	0.063
I	0.002	_	0.008
J	0.018	_	0.030
K	0.005	_	0.007
α	0°	_	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	15.80	16.00	16.20
В	13.90	14.00	14.10
С	15.80	16.00	16.20
D	13.90	14.00	14.10
E	_	1.00 BSC	_
F	0.39	_	0.48
G	1.35	1.40	1.45
Н	_	_	1.60
I	0.05	_	0.20
J	0.45	_	0.75
K	0.13	_	0.18
α	0°	_	7°

Rev. 1.70 24 February 02, 2018



Copyright© 2018 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.

Rev. 1.70 25 February 02, 2018